Search NASA⌕ Search

SEARCH · Search NASA

Results for “time delay devices”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 145 records · Page 8

Parameter extraction for a SPICE model of an hTron superconducting thermal switch

Efficiently simulating large circuits is crucial to the development of superconducting nanowire-based electronics. However, current simulation tools for this technology are not adapted to the scaling of circuit size and complexity. We focus on the multilayered heater-nanocryotron (hTron), a promising superconducting nanowire-based switch used in applications such as superconducting nanowire single-photon detector readout. Previously, the hTron was modeled using traditional finite-element methods, which fall short in simulating systems at a larger scale. An empirical-based method would be better adapted to this task, enhancing both simulation speed and agreement with experimental data. In this work, we perform switching current and activation delay measurements on 17 hTron devices. We then develop a method for extracting physical fitting parameters used to characterize the devices. We build a SPICE behavioral model that reproduces the static and transient device behavior using these parameters, and validate it by comparing its performance to a model developed in prior work, showing an improvement in simulation time by several orders of magnitude. Furthermore, our model provides circuit designers with a tool to help understand the hTron’s behavior during all design stages, thus enabling broader use of the hTron across various new areas of application.

Caloritronics↗

A fast-reacting and versatile optokinetic stimulus pattern by computer graphics with application examples

A computer graphics method for the generation of horizontally moving vertical stripes which serve as stimuli for optokinetic nystagmus is presented. The pattern is generated by the successive addition of a constant in a digital register, leading to its periodic overflow. Digital to analog conversion of the register contents results in a staircase waveform, which is converted into a pattern of vertical lines on a CRT. The addition of any number to the reference buffer shifts all lines uniformly, so that the group velocity of the pattern is easily controlled. The computer controlled display allows an accurate realization of a commanded velocity profile with practically no time delay and facilitates study under conditions of variable feedback. The display software can be easily modified to limit stimulation to a selected area of the moving retina, and the method has been used to simulate central scotomata. It is pointed out that the technique, while more accurate, versatile and responsive than a rotating drum device, may be less useful in experiments requiring a wide field display.

Yasui, S.↗

Self-consistent analysis of lattice-matched and pseudomorphic quantum-well emission transistors

A self-consistent analysis of the quantum-well emission transistor (QWET) is presented allowing an exact calculation of the device quantum properties. Poisson's and Schroedinger's equation are solved numerically using a finite-difference method on a self-consistent basis. Pseudomorphic AlGaAs/InGaAs designs with 15-20 percent excess In are suggested for improving the device performance. Design with doping in various parts of the QWET are also studied. This analysis reveals that the device performance is less optimistic than previously predicted by analytic approaches. By introducing the pseudomorphic channel principle, while maintaining a reasonably low Al content for the gate and collector layers, it is, however, possible to obtain satisfactory performance. Optimum pseudomorphic designs showed high current driving capability (200,000 A/sq cm), high transconductance (3S/mm), and small intrinsic delay time (2 ps).

Hong, Kyushik↗

Simulation and Modeling of Time-Resolved X-Ray Detector for the Saturn Accelerator

In this work, we present the technology-aided computer design (TCAD) device simulation and modeling of a silicon p-i-n diode for detecting time-dependent X-ray radiation. We show that the simulated forward and reverse breakdown current–voltage characteristics agree well with the measured data under nonradiation environment by only calibrating carrier lifetimes for the forward bias case and avalanche model critical fields for the reverse bias condition. Using the calibrated parameters and other nominal material properties, we simulated the radiation responses of the p-i-n diode and compared with experimental data when the diode was exposed to X-ray radiation at Sandia’s Saturn facility and the Idaho State University (ISU) TriMeV facility. For Saturn’s Gaussian dose-rate pulses, we show three findings from TCAD simulations. First, the simulated photocurrents are in excellent agreement with the measured data for two dose-rate pulses with peak values of 1.16×10 10 and 1.88×10 10 rad(Si)/s. Second, the simulation results of high dose-rate pulses predict increased delayed photocurrents with longer time tails in the diode electrical responses due to excess carrier generation. Third, simulated peak values of diode radiation responses versus peak dose rates at different bias conditions provide useful guidance to determine the dose-rate range that the p-i-n diode can reliably detect in experiment. For TriMeV’s non-Gaussian dose-rate pulse, our simulated diode response is in decent agreement with the measured data without further calibration. We also studied the effects of device geometry, recombination process, and dose-rate enhancement via TCAD simulations to understand the higher measured response in the time after the peak dose-rate radiation for the p-i-n diode exposed to TriMeV irradiation.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗

Monolithic InSb imaging arrays with charge-coupled device /CCD/ readout

The paper demonstrates the detection of infrared radiation and signal readout on a monolithic InSb charge coupled infrared imaging device. The device is a 20-element linear imager with MOS detectors coupled to a four-phase, surface-channel, charge transfer structure. The charge transfer device is p-channel and has planar ion implanted diode structures for zero input and charge readout. Sensitivity measurements on the MOS infrared detectors were determined for the 20-element array. Data are presented on the operational characteristics of the 20-element linear imager under various conditions of electrical and optical inputs in both multiplexed and a time delay and integration (TDI) mode. Plans are discussed for a monolithic InSb 100-element linear imager and a 20 x 16 TDI linear imager.

Miller, W. E.↗

Data-Driven Analysis of Multipactor Dynamics via Dynamic Mode Decomposition

Multipactor effect is a performance-limiting kinetic plasma effect that can occur in high-power microwave and radio frequency (RF) devices. Multipactor effect is of special concern in vacuum or near-vacuum conditions such as those in particle accelerators and spaceborne devices. In this work, we present a data-driven reduced-order model (ROM) based on dynamic mode decomposition (DMD) for modeling of multipactor effects. We study multipactor effects and the resulting nonlinear harmonic generation by processing high-fidelity data generated from electromagnetic particle-in-cell (EMPIC) simulations using the DMD algorithm. We also investigate time-delay embedding extensions of DMD with improved generalizability and accuracy for modeling the electron plasma current density behavior. Here, the results show that DMD provides valuable insights into multipactor phenomena by extracting relevant modal spatiotemporal patterns and frequencies. In addition, DMD offers the potential to time extrapolate EMPIC simulations at a minimal cost, thereby reducing overall simulation time.

43 PARTICLE ACCELERATORS↗

Development of an MCP-Based Timing Layer for the LHCb ECAL Upgrade-2

The increase in instantaneous luminosity during the high-luminosity phase of the LHC represents a significant challenge for future detectors. A strategy to cope with high-pileup conditions is to add a fourth dimension to the measurements of the hits, by exploiting the time separation of the various proton–proton primary collisions. According to LHCb simulation studies, resolutions of about 10–20 picoseconds, at least an order of magnitude shorter than the average time span between primary interactions, would be greatly beneficial for the physics reach of the experiment. Microchannel plate (MCP) photomultipliers are compact devices capable of measuring the arrival time of charged particles with the required resolution. The technology of large-area picosecond photodetectors (LAPPDs) is under investigation to implement a timing layer that can be placed within a sampling calorimeter module with the purpose of measuring the arrival time of electromagnetic showers. LAPPD performances, using a Gen-I tile with a delay-line anode and a Gen-II with a capacitively coupled anode, have been measured thoroughly both with laser (wavelength of 405 nm and pulse width of 27.5 ps FWHM) and high-energy electron (1–5.8 GeV) beams. Time resolutions of the order of 30 ps for single photoelectrons and 15 ps for electromagnetic showers initiated by 5-GeV electrons, as measured at the shower maximum, are obtained.

47 OTHER INSTRUMENTATION↗

Entropy Analysis of FPGA Interconnect and Switch Matrices for Physical Unclonable Functions

Random variations in microelectronic circuit structures represent the source of entropy for physical unclonable functions (PUFs). In this paper, we investigate delay variations that occur through the routing network and switch matrices of a field-programmable gate array (FPGA). The delay variations are isolated from other components of the programmable logic, e.g., look-up tables (LUTs), flip-flops (FFs), etc., using a feature of Xilinx FPGAs called dynamic partial reconfiguration (DPR). A set of partial designs is created to fix the placement of a time-to-digital converter (TDC) and supporting infrastructure to enable the path delays through the target interconnect and switch matrices to be extracted by subtracting out common-mode delay components. Delay variations are analyzed in the different levels of routing resources available within FPGAs, i.e., local routing and across-chip routing. Data are collected from a set of Xilinx Zynq 7010 devices, and a statistical analysis of within-die variations in delay through a set of the randomly-generated and hand-crafted interconnects is presented.

97 MATHEMATICS AND COMPUTING↗

NASA Tech Briefs, November 2003

Topics covered include: Computer Program Recognizes Patterns in Time-Series Data; Program for User-Friendly Management of Input and Output Data Sets; Noncoherent Tracking of a Source of a Data-Modulated Signal; Software for Acquiring Image Data for PIV; Detecting Edges in Images by Use of Fuzzy Reasoning; A Timer for Synchronous Digital Systems; Prototype Parts of a Digital Beam-Forming Wide-Band Receiver; High-Voltage Droplet Dispenser; Network Extender for MIL-STD-1553 Bus; MMIC HEMT Power Amplifier for 140 to 170 GHz; Piezoelectric Diffraction-Based Optical Switches; Numerical Modeling of Nanoelectronic Devices; Organizing Diverse, Distributed Project Information; Eigensolver for a Sparse, Large Hermitian Matrix; Modified Polar-Format Software for Processing SAR Data; e-Stars Template Builder; Software for Acoustic Rendering; Functionally Graded Nanophase Beryllium/Carbon Composites; Thin Thermal-Insulation Blankets for Very High Temperatures; Prolonging Microgravity on Parabolic Airplane Flights; Device for Locking a Control Knob; Cable-Dispensing Cart; Foam Sensor Structures Would be Self-Deployable and Survive Hard Landings; Real-Gas Effects on Binary Mixing Layers; Earth-Space Link Attenuation Estimation via Ground Radar Kdp; Wedge Heat-Flux Indicators for Flash Thermography; Measuring Diffusion of Liquids by Common-Path Interferometry; Zero-Shear, Low-Disturbance Optical Delay Line; Whispering-Gallery Mode-Locked Lasers; Spatial Light Modulators as Optical Crossbar Switches; Update on EMD and Hilbert-Spectra Analysis of Time Series; Quad-Tree Visual-Calculus Analysis of Satellite Coverage; Dyakonov-Perel Effect on Spin Dephasing in n-Type GaAs; Update on Area Production in Mixing of Supercritical Fluids; and Quasi-Sun-Pointing of Spacecraft Using Radiation Pressure.

Source record↗

Analytical comparisons of handheld LIBS and XRF devices for rapid quantification of gallium in a plutonium surrogate matrix

This work compares a portable laser-induced breakdown spectroscopy (LIBS) analyzer to a portable X-ray fluorescence (XRF) device for quantification of gallium (Ga) in a plutonium surrogate matrix of cerium (Ce) for the first time. Calibration methods are developed with spectra of Ce–Ga samples from both devices. Here, metrics such as limit of detection (LoD) and mean average percent error (MAPE) are examined to evaluate calibration performance. While the portable LIBS device can yield a nearly instantaneous analytical measurement, its accuracy is hampered by self-absorption. By employing a self-absorption correction and increasing gating delay, LIBS calibrations with errors in the low single percents and LoDs of 0.1% Ga were constructed. The XRF device produces calibrations with superlative sensitivity, yielding LoDs for gallium in the low tens of parts-per-million (ppm), two orders of magnitude lower than the corrected LIBS models. However, a clear trade-off of measurement fidelity is established between the instantaneous analysis of the LIBS device and the minutes-long XRF measurement yielding superior detection limits.

37 INORGANIC, ORGANIC, PHYSICAL, AND ANALYTICAL CH↗

Ground controlled robotic assembly operations for Space Station Freedom

A number of dextrous robotic systems and associated positioning and transportation devices are available on Space Station Freedom (SSF) to perform assembly tasks that would otherwise need to be performed by extravehicular activity (EVA) crewmembers. The currently planned operating mode for these robotic systems during the assembly phase is teleoperation by intravehicular activity (IVA) crewmembers. While this operating mode is less hazardous and expensive than manned EVA operations, and has insignificant control loop time delays, the amount of IVA time available to support telerobotic operations is much less than the anticipated requirements. Some alternative is needed to allow the robotic systems to perform useful tasks without exhausting the available IVA resources; ground control is one such alternative. The issues associated with ground control of SSF robotic systems to alleviate onboard crew time availability constraints are investigated. Key technical issues include the effect of communication time delays, the need for safe, reliable execution of remote operations, and required modifications to the SSF ground and flight system architecture. Time delay compensation techniques such as predictive displays and world model-based force reflection are addressed and collision detection and avoidance strategies to ensure the safety of the on-orbit crew, Orbiter, and SSF are described. Although more time consuming and difficult than IVA controlled teleoperations or manned EVA, ground controlled telerobotic operations offer significant benefits during the SSF assembly phase, and should be considered in assembly planning activities.

Parrish, Joseph C.↗

Human Flight to Lunar and Beyond - Re-Learning Operations Paradigms

For the first time since the Apollo era, NASA is planning on sending astronauts on flights beyond LEO. The Human Space Flight (HSF) program started with a successful initial flight in Earth orbit, in December 2014. The program will continue with two Exploration Missions (EM): EM-1 will be unmanned and EM-2, carrying astronauts, will follow. NASA established a multi-center team to address the communications, and related tacking/navigation needs. This paper will focus on the lessons learned by the team designing the architecture and operations for the missions. Many of these Beyond Earth Orbit lessons had to be re-learned, as the HSF program has operated for many years in Earth orbit. Unlike the Apollo missions that were largely tracked by a dedicated ground network, the HSF planned missions will be tracked (at distances beyond GEO) by the DSN, a network that mostly serves robotic missions. There have been surprising challenges to the DSN as unique modern human spaceflight needs stretch the experience base beyond that of tracking robotic missions in deep space. Close interaction between the DSN and the HSF community to understand the unique needs (e.g. 2-way voice) resulted in a Concept of Operations (ConOps) that leverages both the deep space robotic and the Human LEO experiences. Several examples will be used to highlight the unique challenges the team faced in establishing the communications and tracking capabilities for HSF missions beyond Earth Orbit, including: Navigation. At LEO, HSF missions can rely on GPS devices for orbit determination. For Lunar-and-beyond HSF missions, techniques such as precision 2-way and 3-way Doppler and ranging, Delta-Difference-of-range, and eventually possibly on-board navigation will be used. At the same time, HSF presents a challenge to navigators, beyond those presented by robotic missions - navigating a dynamic/"noisy" spacecraft. Impact of latency - the delay associated with Round-Trip-Light-Time (RTLT). Imagine trying to have a 2-way discussion (audio or video) with an astronaut, with a 2-3 sec or more delay inserted (for lunar distances) or 20 minutes delay (for Mars distances). Balanced communications link. For robotic missions, there has been a heavy emphasis on higher downlink data rates, e.g. bringing back science data. Higher uplink data rates were of secondary importance, as uplink was used only to send commands (and occasionally small files) to the spacecraft. The ratio of downlink-to-uplink data rates was often 10:1 or more. For HSF, a continuous forward link is established and rates for uplink and downlink are more similar.

Kenny, Edward (Ted)↗

Spread spectrum communication link using surface wave devices

A fast lock-up, 8-MHz bandwidth 8,000 bit per second data rate spread spectrum communication link breadboard is described that is implemented using surface wave devices as the primary signal generators and signal processing elements. It uses surface wave tapped delay lines in the transmitter to generate the signals and in the receiver to detect them. The breadboard provides a measured processing gain for Gaussian noise of 31.5 dB which is within one dB of the theoretical optimum. This development demonstrates that spread spectrum receivers implemented with surface wave devices have sensitivities and complexities comparable to those of serial correlation receivers, but synchronization search times which are two to three orders of magnitude smaller.

Hunsinger, B. J.↗

An optimized output stage for MOS integrated circuits

An output device for optimizing propagation delay and minimizing chip area is described. An optimum means of tapering the output stages to minimize propagation delay is determined. The minimum delay is a function of the capacitive load to node ratio, the number of output stages, and the interstage propagation delay. The effects on area are also presented. A figure of merit which is a function of area and propagation time is defined which is of use in designing output stages. An optimum exists which can be considered the best compromise between further decreasing propagation delay and increasing chip area. Data are also presented which allow a designer to determine the minimum chip area once the capacitive load and the maximum allowable delay are known.

Lin, H. C.↗

Inertia Emulation Control using Demand Response via 5G Communications

Building energy equipment is moving rapidly towards Internet of Things (IoT)-driven devices to provide consumer connectivity and device management. These device-level interfaces along with 5G communications will be leveraged to develop control architectures to engage a large number of monitoring and control devices and provide real-time and reliable energy services. Emerging 5G networks have high potential to provide the communication technology for demand response, with fast transfer speed, high reliability, and high number of connections. Guaranteed inertial response to limit frequency fluctuations is one of the main challenges in modern power systems due to the increased penetration of renewable generation, and it is largely affected by communication delays and packet losses. This paper analyzes inertial response and rate of change of frequency in a power system model with inverter-interfaced air conditioners. The control loop considers time delays and packet losses to show the need to switch to 5G networks in future smart grids.

Morovati, Samaneh↗

SlimIO: Lightweight I/O Path Design for Write Isolation in FDP-backed In-Memory Databases

In-Memory Databases (IMDBs) are widely used with HPC applications to manage transient data, often using snapshot-based persistence for backups. Redis, a representative IMDB, employs both snapshot and Write-Ahead Log (WAL) mechanisms, storing data on persistent devices via the traditional kernel I/O path. This method incurs syscall overhead, I/O contention between processes, and SSD garbage collection (GC) delays. To address these issues, we propose SlimIO, which adopts I/O passthru to minimize syscall overhead and inter-process I/O interference. Additionally, it leverages Flexible Data Placement (FDP) SSDs as backup storage to avoid performance degradation from SSD GC. Experimental results show that SlimIO reduces snapshot time by up to 25%, increases query throughput by up to 30% during non-snapshot periods, and lowers 99.9%-ile latency by up to 50%. Furthermore, it achieves a write amplification factor (WAF) of 1.00, indicating no redundant internal writes, thus extending SSD lifespan.

Lee, Sangyun [Sogang University]↗

An Arbitrary Time Interval Generator Base on Vernier Clocks with 0.67 ps Adjustable Steps Implemented in FPGA

In TDC testing and timing system implementations, it is often necessary to generate signal pulses with finely adjustable time intervals. In delay cell–based schemes, the adjustment resolution is constrained by the propagation delay of the cells—typically 15–20 ps per step—and is sensitive to temperature and supply voltage variations. This document presents a fully digital approach that uses two vernier clocks, generated by two stages of cascaded phase-locked loops (PLLs) with a slight frequency difference, to achieve adjustable timing intervals through accumulated phase differences. The scheme was validated on two families of low-cost FPGA devices, achieving adjustable step sizes of 0.67 ps and 0.97 ps.

Wu, Jin-yuan [Fermilab] (ORCID:0000000344329521)↗

Assessment of SOI AND Gate, Type CHT-7408, for Operation in Extreme Temperature Environments

Electronic parts based on silicon-on-insulator (SOI) technology are finding widespread applications due to their ability to operate in harsh environments and the benefits they offer as compared to their silicon counterparts. Due to their construction, they are tailored for high temperature operation and show good tolerance to radiation events. In addition, their inherent design lessens the formation of parasitic junctions, thereby reducing leakage currents, decreasing power consumption, and enhancing speed. These devices are typically rated in temperature capability from -55 C to about +225 C, and their characteristics over this temperature range are documented in data sheets. Since electronics in some of NASA space exploration missions are required to operate under extreme temperature conditions, both cold and hot, their characteristic behavior within the full temperature spectrum must be determined to establish suitability for use in space applications. The effects of extreme temperature exposure on the performance of a new commercial-off-the-shelf (COTS) SOI AND gate device were evaluated in this work. The high temperature, quad 2-inputs AND gate device, which was recently introduced by CISSOID, is fabricated using a CMOS SOI process. Some of the specifications of the CHT-7408 chip are listed in a table. By supplying a constant DC voltage to one gate input and a 10 kHz square wave into the other associated gate input, the chip was evaluated in terms of output response, output rise (t(sub r)) and fall times (tf), and propagation delays (using a 50% level between input and output during low to high (tPLH) and high to low (tPHL) transitions). The supply current of the gate circuit was also obtained. These parameters were recorded at various test temperatures between -195 C and +250 C using a Sun Systems environmental chamber programmed at a temperature rate of change of 10 C/min. In addition, the effects of thermal cycling on this chip were determined by exposing it to a total of 12 cycles between -195 C and +250 C. Following the cycling activity, measurements were performed again at the test temperatures of -195 C, +21 C, and +250 C.

Patterson, Richard↗