Search NASA⌕ Search

SEARCH · Search NASA

Results for “CHIP”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 163 records · Page 9

CMS HGCAL ECON-D ASIC : Impact of CMOS fabrication process tuning on performance and radiation tolerance

The CMS experiment’s High Granularity Calorimeter (HGCAL) upgrade will replace CMS’s existing endcap calorimeters in preparation for the High Luminosity LHC. To effectively use over 6 million channels of this “imaging”calorimeter, CMS has developed two novel Endcap Concentrator (ECON) ASICs to perform data compression/selection on detector. The ECON-D ASIC operates on the 750kHz data path, and the ECON-T ASIC on the 40MHz trigger path. These 65 nm CMOS ASICs are radiation tolerant to 200 Mrad and low power, operating at less than 2.5 mW/channel. The first full-functionality prototype ECONs were produced and characterized in 2021-23, and an initial engineering run was performed in 2024. ECON-D radiation testing for the engineering run revealed that the chip’s internal SRAMs produce intermittent read errors for a non-negligible fraction of chips. Further investigation indicated that the SRAM performance is highly sensitive to the exact parameters of the CMOS fabrication process. To both study this process sensitivity and mitigate SRAM performance issues, twenty ECON wafers were produced in 2025 with a range of doping concentrations designed to tune the underlying transistor threshold voltage by 0%, 5%, 10%, and 15% from nominal. This talk will present first measurements of ECON-D performance, power consumption, and radiation tolerance for these four variations of CMOS process.

Syal, Chinar [Fermilab]↗

Developing a GUI for the Robotic Test Stand

The introduction of this poster explains the technology behind DUNE’s far and near detectors and how passing neutrinos generate electrons that drift into a wire grid. I then explain how 3 ASICs manage signals received from electron interception. Next, the poster states how COLDATA chips are undergoing quality control by a Robotic Test Stand using a state machine. I further explained how earlier tests were done via a command line script and the necessity to implement a user-friendly Graphical User Interface with new features a command line can’t implement. For the implementation section, tools and methods for implementation are listed such as Python, tkinter, and GitHub as well as how multithreading and queue implementation was necessary for GUI functionality. Then, I elaborated on the GUIs new features. Finally, I explain how the GUI will be distributed across multiple institutions and future changes planned for the GUI. Photos of the RTS, far detector cave, diagram of anode assembly plane, COLDATA chips, set up tab, result tab, and legacy command line interface are shown.

Gutierrez Villanueva, Jaziel [DuPage Coll.]↗

A Cryogenic Muon Tagging System Integrated with a Superconducting Qubit Device for Radiation-Induced Error Mitigation

Superconducting qubits are highly sensitive to ionizing radiation, which can induce correlated errors and limit scalable fault-tolerant quantum computing. In particular, cosmic-ray muons can deposit energy in the substrate, generating phonon bursts that break Cooper pairs and produce quasiparticles, leading to correlated decoherence events across multiple qubits. We present the development of a cryogenic muon tagging system based on Kinetic Inductance Detectors (KIDs) and its integration with superconducting quantum hardware. Originally developed within the ACE-SuperQ project and validated as a standalone detector, the system demonstrated a muon tagging efficiency of approximately 90% and excellent agreement with Monte Carlo simulations. Building on this validation, the tagging system has been integrated with a multi-qubit superconducting chip operated in a dilution refrigerator. The detector configuration consists of a multi-layer KID stack arranged above and below the quantum device, enabling time-coincident identification of muon-induced events within the same cryogenic environment. The integrated setup has been successfully commissioned, enabling simultaneous operation of the qubit chip and the muon tagging system. A first measurement campaign has been carried out, and preliminary data show time-correlated events between the muon tagging detectors and the qubit readout. A quantitative analysis of radiation-induced effects on qubit performance is currently ongoing. This work represents a step toward the implementation of event-level radiation tagging as a tool for characterizing and potentially mitigating correlated errors in superconducting quantum processors, while establishing a modular platform for future studies at the interface between particle physics and quantum information science.

Roy, Tanay [Fermilab] (ORCID:000000019442862X)↗

NEXUS Qubit Analysis: Jump Rates and Efciencies

Correlated qubit errors are a hinderance to quantum computing, but when using quantum chips as a particle detector, they can be a sign of energy deposits. Using a four transmon qubit chip in the NEXUS fridge at Fermilab, we have taken data to better understand the impact ionizing radiation has on the correlated errors. To analyze this data, we need a jump detection code that is robustly tested with understood efficiencies. In this work, we describe the process of getting these efficiencies using a rolling $\chi^2$ jump detection code.

72 PHYSICS OF ELEMENTARY PARTICLES AND FIELDS↗

Packaging a 650V/400A GaN Half-bridge Power Module with Ultra-low Parasitics for Electric Vehicle Drive Applications

This paper proposes a compact and efficient half-bridge power module with three 650 V / 150 A GaN dies in parallel. The power module incorporates a main power printed circuit board (PCB), an interface PCB, and a flex PCB to achieve low parasitics in both power loop and gate-side connection, resolving the issue of high parasitics typically encountered with wire bonding in high-current applications. Additionally, the interface PCB decouples the design constraints between the power loop and the gate loops. The proposed design is optimized with a vertical loop configuration to reduce power loop inductance through magnetic flux cancellation. Finite element analysis indicates that the power loop inductance is 0.58 nH at 100 MHz, while the maximum die junction temperature reaches 131 °C under an ambient temperature of 65 °C and a load current of 385 A. The proposed multi-piece PCB structure reduces the inductance of the drive circuit to minimize EMI and to mitigate false triggering. At the same time, it reduces impedance mismatches across different driver circuits, thereby achieving dynamic current sharing in multi-chip parallel configurations. Under simulation conditions of 400 V / 385 A, the current imbalance among chips was limited to 5 A. A 400 V / 385 A double-pulse test was conducted to experimentally validate the performance of the proposed power module.

30 DIRECT ENERGY CONVERSION↗

A Synthesis Methodology for Intelligent Memory Interfaces in Accelerator Systems

Domain-specific systems improve the performance of a specific set of applications compared to general-purpose processing systems by deploying custom hardware accelerators. These hardware accelerators are generated using high-level synthesis (HLS) tools. The HLS tools enable a comprehensive design space exploration to optimize the compute performance of the generated accelerators. However, they often ignore the challenges of implementing the accelerators in a system-on-chip, particularly how the accelerators access memory. Our work introduces a buffering system design that improves accelerators' memory accesses by intelligently employing burst transactions to prefetch useful data from external memory to on-chip local buffers. Our design is dynamic, parametric, and transparent to the accelerators generated by HLS tools. We derive the buffering system parameters using appropriate compiler-based analysis passes and memory channel latency constraints. The proposed buffering system design results in, on average, 8.8x performance improvements while lowering memory channel utilization on average by 53.2% for a set of PolyBench kernels.

Limaye, Ankur M. (ORCID:0000000194062584)↗

In-pixel integration of signal processing and AI/ML based data filtering for particle tracking detectors

We present the first physical realization of in-pixel signal processing with integrated AI-based data filtering for particle tracking detectors. Building on prior work that demonstrated a physics-motivated edge-AI algorithm suitable for ASIC implementation, this work marks a significant milestone toward intelligent silicon trackers. Our prototype readout chip performs real-time data reduction at the sensor level while meeting stringent requirements on power, area, and latency. The chip is taped-out in 28nm TSMC CMOS bulk process, which has been shown to have sufficient radiation hardness for particle experiments. This development represents a key step toward enabling fully on-detector edge AI, with broad implications for data throughput and discovery potential in high-rate, high-radiation environments such as the High-Luminosity LHC.

Parpillon, Benjamin [Fermilab; Illinois U., Chicag↗

A Sub-electron-noise Skipper-CCD Readout ASIC with Improved Channel-to-channel Isolation and an Integrated Cryogenic Voltage Reference

The MIDNA application specific integrated circuits (ASICs) are a series of skipper-CCD readout chips fabricated in a 65 nm low-power CMOS process that implement a correlated double sampling signal processing chain based on dual-slope integrators. They are capable of working from room to cryogenic temperatures, down to 84 K. The present iteration of the ASIC has been fabricated including several design updates and the addition of an on-chip voltage reference, resulting in improved performance. This work presents the main vulnerabilities solved, the changes carried out, and the resulting performance benefits. Measurements with a skipper-CCD and the ASIC at 140 K showed that the single-electron resolution can be reached by averaging the measured charge in the analog domain using the analog pile-up technique with a readout noise as low as 0.11 erms of equivalent charge for 1200 samples. The channel-to-channel crosstalk was also characterized showing values better than -62 dB.

Alcalde Bessia, Fabricio↗

A Sub-electron-noise Skipper-CCD Readout ASIC with Improved Channel-to-channel Isolation and an Integrated Cryogenic Voltage Reference

The MIDNA application specific integrated circuits (ASICs) are a series of skipper-CCD readout chips fabricated in a 65 nm low-power CMOS process that implement a correlated double sampling signal processing chain based on dual-slope integrators. They are capable of working from room to cryogenic temperatures, down to 84 K. The present iteration of the ASIC has been fabricated including several design updates and the addition of an on-chip voltage reference, resulting in improved performance. This work presents the main vulnerabilities solved, the changes carried out, and the resulting performance benefits. Measurements with a skipper-CCD and the ASIC at 140 K showed that the single-electron resolution can be reached by averaging the measured charge in the analog domain using the analog pile-up technique with a readout noise as low as 0.11 erms of equivalent charge for 1200 samples. The channel-to-channel crosstalk was also characterized showing values better than -62 dB.

Alcalde Bessia, Fabricio↗

Increasing Radon Daughter Plate-out onto Superconducting Qubits

Radon daughter plate-out may pose a fundamental limitation to realizing large-scale superconducting quantum computers. Radon daughters plated-out on a superconducting qubit can decay, releasing energy into the substrate, producing phonons. Phonon-induced quasiparticles then generate bit-flip errors and reduce coherence times. We seek to increase plate-out on chips to enable future study of the impact of radon on coherence times. In this project, we utilize COMSOL Multiphysics simulations to visualize electric field configuration and model ion transport to finalize design of a device to increase radon plate-out on qubit chips.

Kay, Dax [Fermilab; Northwestern U.]↗

Electron/hadron separation with the TRD based on GaAs pixel detectors

Transition Radiation Detectors (TRDs) are widely used for particle identification in both high-energy physics and astroparticle physics. They are typically equipped with gaseous detectors. The main limitation of these types of detectors is that TR photons and ionization losses cannot be decoupled, which significantly reduces the particle separation power. Recent advancements in the development of pixel detectors based on GaAs sensors offer a unique opportunity to effectively detect TR photons and separate them from ionization losses. Such detectors represent novel devices that combine precise tracking capabilities with particle identification (PID) properties. The present work is dedicated to an experimental study of particle identification properties of the TRD prototype based on 500 μ m-thick GaAs sensor bonded to a Timepix3 chip. Studies were performed at the CERN SPS and it was shown that at a particle momentum of 20 GeV/c, the probability of misidentifying a hadron as an electron is below 10 −2 for an electron detection efficiency of 98%–99%, and it is 1 . 6⋅10 −4 for electron detection efficiency of 90%. This performance surpasses the electron/hadron rejection power of all known TRDs by an order of magnitude for the same detector length.

GaAs detectors↗

Perspectives of active Si photonics devices for data communication and optical sensing

Si photonics has made rapid progress in research and commercialization in the past two decades. While it started with electronic–photonic integration on Si to overcome the interconnect bottleneck in data communications, Si photonics has now greatly expanded into optical sensing, light detection and ranging (LiDAR), optical computing, and microwave/RF photonics applications. From an applied physics point of view, this perspective discusses novel materials and integration schemes of active Si photonics devices for a broad range of applications in data communications, spectrally extended complementary metal–oxide–semiconductor (CMOS) image sensing, as well as 3D imaging for LiDAR systems. We also present a brief outlook of future synergy between Si photonic integrated circuits and Si CMOS image sensors toward ultrahigh capacity optical I/O, ultrafast imaging systems, and ultrahigh sensitivity lab-on-chip molecular biosensing.

electronic band structure↗

End-to-End Workflow for Machine-Learning-Based Qubit Readout With QICK and hls4ml

In this article, we present an end-to-end workflow for superconducting qubit readout that embeds codesigned neural networks into the quantum instrumentation control kit (QICK). Capitalizing on the custom firmware and software of the QICK platform, which is built on Xilinx radiofrequency system-on-chip field-programmable gate arrays (FPGAs), we aim to leverage machine learning (ML) to address critical challenges in qubit readout accuracy and scalability. The workflow utilizes the hls4ml package and employs quantization-aware training to translate ML models into hardware-efficient FPGA implementations via user-friendly Python application programming interfaces. We experimentally demonstrate the design, optimization, and integration of an ML algorithm for single transmon qubit readout, achieving 96% single-shot fidelity with a latency of 32.25 ns and less than 16% FPGA lookup table resource utilization. Our results offer the community an accessible workflow to advance ML-driven readout and adaptive control in quantum information processing applications.

42 ENGINEERING↗

Passband Signal Detection at the Edge

Algorithms for radio frequency (RF) spectrum awareness need to be compatible with edge hardware to be practical for many applications. We developed a signal detection and classification model for the ZCU111 RF System-on-a-Chip (RFSoC) that operates on the fast Fourier transform of passband RF data. The system can detect and classify multiple signals of interest and display the predictions in real-time. The model consists of a modified ConvNeXt backbone and YOLOv3 head to operate on the Deep Learning Processing Unit on the RFSoC. We gathered datasets for training and testing by using a software defined radio to transmit example signals of Wi-Fi 802.11 b/g, Wi-Fi 802.11 n, FM Radio, LTE and LTE-M. By leveraging multiple inputs on the RFSoC frontend, the datasets span up to 4 GHz of bandwidth. The models showed high performance in classification accuracy, center frequency error, bandwidth error, and detection accuracy for both single and multi-signal datasets.

42 ENGINEERING↗

Metasurface‐Based Mueller Matrix Microscope

In conventional optical microscopes, image contrast of objects mainly results from the differences in light intensity and/or color. Muller matrix optical microscopes (MMMs), on the other hand, can provide significantly enhanced image contrast and rich information about objects by analyzing their interactions with polarized light. However, state-of-the-art MMMs are fundamentally limited by bulky and slow polarization state generators and analyzers. Here, the study demonstrates a metasurface-based MMM, i.e., Meta-MMM, which is equipped with a chip-integrated, single-shot metasurface polarization state analyzer (Meta-PSA). The Meta-MMM is featured with high-speed measurement (≈2s per Muller matrix (MM) image), superior operation stability, dual-color operation, and high measurement accuracy (measurement error 1–2%) for MM imaging. The Meta-MMM is applied to nanostructure characterization, surface morphology analysis, and discovering birefringent structures in honeybee wings. As a result, the Meta-MMMs hold the promise to revolutionize various applications from biological imaging, medical diagnosis, and material characterization to industry inspection and space exploration.

36 MATERIALS SCIENCE↗

Low‐Loss Far‐Infrared Surface Phonon Polaritons in Suspended SrTiO 3 Nanomembranes

Phonon polaritons (PhPs), excitations arising from the coupling of light with lattice vibrations, enable light confinement and local field enhancement, which is essential for various photonic and thermal applications. To date, PhPs with high confinement and low loss are mainly observed in the mid-infrared regime and mostly in manually exfoliated flakes of van der Waals (vdW) materials. In this work, the existence of low-loss, thickness-tunable phonon polaritons in the far-infrared regime within transferable freestanding SrTiO 3 membranes synthesized through a scalable approach, achieving high figures of merit is demonstrated, which are comparable to the previous record values from the vdW materials. Leveraging atomic precision in thickness control, large dimensions, and compatibility with mature oxide electronics, functional oxide membranes present a promising large-scale 2D platform alternative to vdW materials for on-chip polaritonic technologies in the infrared regime.

functional oxide membranes↗

Local Thermal Conductivity Patterning in Rotating Lattice Crystals of Anisotropic Sb 2 S 3

The ability to control material heat transport properties over space and time can drive advanced functionalities in thermal management for electronics and system-on-chip, and enable thermal circuits. Despite the technological relevance, there are limited demonstrations of local thermal property control. Rotating lattice single (RLS) crystals—formed via laser-induced crystallization of an amorphous substrate—offer a novel avenue for local crystal engineering, unlocking opportunities for microscale property patterning. Here, thermal conductivity (𝜅) imaging is applied to RLS crystals of Sb2S3 to resolve microscale 𝜅 variations across patterned regions. Amorphous areas exhibit 𝜅 as low as 0.6 Wm −1 K −1 , while crystalline regions display periodic 𝜅 variations from 0.7 to over 2.5 Wm −1 K −1 . These variations correspond to changes in crystal orientation, revealing marked 𝜅 anisotropy. The crystal out-of-plane direction (c axis)—featuring van der Waals bonds—shows amorphous-like transport, whereas in-plane directions (a, b axes) exhibit 3.5x and 1.7x larger 𝜅, respectively. First-principles calculations, in excellent agreement with experiments, suggest that the in-plane anisotropy originates from expressed Sb lone pairs, which impart a corrugation along the b axis affecting bond stiffness and 𝜅. These findings demonstrate microscale control of thermal properties via laser-processed metastructures, with significant implications for next-generation thermal management.

14 SOLAR ENERGY↗

Colossal Terahertz Emission with Ultrafast Tunability Based on Van der Waals Ferroelectric NbOI 2

Abstract Terahertz (THz) technology is critical for quantum material physics, biomedical imaging, ultrafast electronics, and next‐generation wireless communications. However, standing in the way of widespread applications is the scarcity of efficient ultrafast THz sources with on‐demand fast modulation and easy on‐chip integration capability. Here the discovery of colossal THz emission is reported from a van der Waals (vdW) ferroelectric semiconductor NbOI 2 . Using THz emission spectroscopy, a THz generation efficiency an order of magnitude higher than that of ZnTe, a standard nonlinear crystal for ultrafast THz generation is observed. The underlying generation mechanisms associated are further uncovered with its large ferroelectric polarization by studying the THz emission dependence on excitation wavelength, incident polarization, and fluence. Moreover, the ultrafast coherent amplification and annihilation of the THz emission and associated coherent phonon oscillations by employing a double‐pump scheme are demonstrated. These findings combined with first‐principles calculations, inform a new understanding of the THz light–matter interaction in emergent vdW ferroelectrics and pave the way to develop high‐performance THz devices on them for quantum materials sensing and ultrafast electronics.

Subedi, Sujan [Department of Materials Science and↗