Search NASA⌕ Search

SEARCH · Search NASA

Results for “Electron Transistor”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 163 records · Page 9
All sourcesNASA NTRSDOE OSTI
DOE OSTI2025

Strong-coupling quantum dot microscope

Here, we report the development and fabrication of a novel cryogenic instrument, a scanning quantum dot microscope (SQDM), capable of positioning a quantum dot to within tunneling range of a sample surface. The microscope is strong-coupling in the sense that electron wavefunctions in the quantum dot can directly overlap with electron wavefunctions in the sample, in contrast to probes based on electric-field coupling. The SQDM consists of a sharp glass probe with two asymmetric electrodes leading to an aluminum quantum dot at the apex. One electrode is capacitively coupled to the quantum dot, while the other lead is connected to the dot via a tunneling junction. A charge sensing circuit constructed from a high-electron-mobility transistor is attached to the capacitance lead to measure the charge state of the dot. The last key feature of the design is a tilted-apex geometry. This design feature, in conjunction with the capacitive sensing scheme, results in a robust quantum-dot probe capable of operating within angstrom distances of the sample surface while protecting the single tunnel junction responsible for electron transport onto the quantum dot. We demonstrate that our instrument can detect single-electron tunneling events and can also be operated as a standard scanning tunneling microscope capable of nanometer-scale resolution of the surface topography.

75 CONDENSED MATTER PHYSICS, SUPERCONDUCTIVITY AND↗
DOE OSTI2024

Electron mobility enhancement by electric field engineering of AlN/GaN/AlN quantum-well HEMTs on single-crystal AlN substrates

To enhance the electron mobility in quantum-well high-electron-mobility transistors (QW HEMTs), we investigate the transport properties in AlN/GaN/AlN heterostructures on Al-polar single-crystal AlN substrates. Theoretical modeling combined with experiment shows that interface roughness scattering due to high electric field in the quantum well limits mobility. Increasing the width of the quantum well to its relaxed form reduces the internal electric field and scattering, resulting in a binary QW HEMT with a high two-dimensional electron gas (2DEG) density of 3.68×1013 cm–2, a mobility of 823 cm2/Vs, and a record-low room temperature (RT) sheet resistance of 206 Ω/□. Further reduction of the quantum well electric field yields a 2DEG density of 2.53×1013 cm–2 and RT mobility > 1000 cm2/V s. These findings will enable future developments in high-voltage and high-power microwave applications on the ultrawide bandgap AlN substrate platform.

Physics↗
DOE OSTI2020

Tunnel-FET Switching Is Governed by Non-Lorentzian Spectral Line Shape

In tunnel field-effect transistors (tFETs), the preferred mechanism for switching occurs by alignment (on) or misalignment (off) of two energy levels or band edges. Unfortunately, energy levels are never perfectly sharp. When a quantum dot interacts with a wire, its energy is broadened. Its actual spectral shape controls the current/voltage response of such transistor switches, from on (aligned) to off (misaligned). The most common model of spectral line shape is the Lorentzian, which falls off as reciprocal energy offset squared. Unfortunately, this is too slow a turnoff, algebraically, to be useful as a transistor switch. Electronic switches generally demand an on/off ratio of at least a million. Steep exponentially falling spectral tails would be needed for rapid off-state switching. This requires a new electronic feature, not previously recognized: narrowband, heavy-effective mass, quantum wire electrical contacts, to the tunneling quantum states. These are a necessity for spectrally sharp switching.

42 ENGINEERING↗
NASA NTRS1998

The Design and Development of the SMEX-Lite Power System

This paper describes the design and development of a 250W orbit average electrical power system electronic Power Node and software for use in Low Earth Orbit missions. The mass of the Power Node is 3.6 Kg (8 lb.). The dimensions of the Power Node are 30cm x 26cm x 7.9cm (11 in. x 10.25 in x 3.1 in.) The design was realized using software, Field Programmable Gate Array (FPGA) digital logic and surface mount technology. The design is generic enough to reduce the non-recurring engineering for different mission configurations. The Power Node charges one to five, low cost, 22-cell 4 AH D-cell battery packs independently. The battery charging algorithms are executed in the power software to reduce the mass and size of the power electronic. The Power Node implements a peak-power tracking algorithm using an innovative hardware/software approach. The power software task is hosted on the spacecraft processor. The power software task generates a MIL-STD-1553 command packet to update the Power Node control settings. The settings for the battery voltage and current limits, as well as minimum solar array voltage used to implement peak power tracking are contained in this packet. Several advanced topologies are used in the Power Node. These include synchronous rectification in the bus regulators, average current control in the battery chargers and quasi-resonant converters for the Field Effect Transistor (FET) transistor drive electronics. Lastly, the main bus regulator uses a feed-forward topology with the PWM implemented in an FPGA.

Rakow, Glenn P.↗
DOE OSTI2022

Oxide Two‐Dimensional Electron Gas with High Mobility at Room‐Temperature

Abstract The prospect of 2‐dimensional electron gases (2DEGs) possessing high mobility at room temperature in wide‐bandgap perovskite stannates is enticing for oxide electronics, particularly to realize transparent and high‐electron mobility transistors. Nonetheless only a small number of studies to date report 2DEGs in BaSnO 3 ‐based heterostructures. Here, 2DEG formation at the LaScO 3 /BaSnO 3 (LSO/BSO) interface with a room‐temperature mobility of 60 cm 2 V −1 s −1 at a carrier concentration of 1.7 × 10 13 cm –2 is reported. This is an order of magnitude higher mobility at room temperature than achieved in SrTiO 3 ‐based 2DEGs. This is achieved by combining a thick BSO buffer layer with an ex situ high‐temperature treatment, which not only reduces the dislocation density but also produces a SnO 2 ‐terminated atomically flat surface, followed by the growth of an overlying BSO/LSO interface. Using weak beam dark‐field transmission electron microscopy imaging and in‐line electron holography technique, a reduction of the threading dislocation density is revealed, and direct evidence for the spatial confinement of a 2DEG at the BSO/LSO interface is provided. This work opens a new pathway to explore the exciting physics of stannate‐based 2DEGs at application‐relevant temperatures for oxide nanoelectronics.

2-dimensional electron gas↗
DOE OSTI2025

Enhancement-Mode GaN Monolithic Bidirectional Switch With Breakdown Voltage Over 3.3 kV

Here, this work demonstrates a GaN enhancement-mode monolithic bidirectional switch (MBDS) with breakdown voltage (BV) higher than 3.3 kV in both polarities. This MBDS is realized on a dual p-GaN gate high electron mobility transistor (HEMT) platform on sapphire substrate. It features a novel dual junction termination extension design for electric field management, which is built on the p-GaN layer in the gate stack and does not require epitaxial regrowth. The GaN MBDS exhibits symmetric on-state characteristics in both directions with a threshold voltage (V th ) of 0.6 V and a low specific on-resistance (R on,sp ) of 5.6 m Ω · cm2. This device presents the highest BV, as well as one of the best BV and R on,sp trade-offs, in all the reported MBDS devices. The R on,sp is lower than the performance limit of conventional BDS realized by two discrete devices. This 3.3 kV GaN MBDS opens the door for developing new circuit topologies and advancing system performance in medium-voltage power electronics.

42 ENGINEERING↗
DOE OSTI2022

Radiation-Hardened GaN HEMT and Cell Design, Modeling, and Fabrication for Nuclear Instrumentation Applications

Recent advances in nuclear power generation technologies show great promise for efficient, safe generation of carbon-free power in the near future. Consequently, many new generation reactor designs are being pursued by government and industry groups, including both fission- and fusion-based technologies. Radiation- and temperature-tolerant sensor technology continues to advance, yet development of the electronics/instrumentation technologies suitable for these environments have fallen behind. Industry has adequately addressed harsh environment electronics needs for low earth orbit satellites, but the much more extreme conditions associated with electronics placed near or in a reactor core remain unaddressed. This project investigates the use of gallium nitride (GaN) circuit technology to address the unique needs for sensor interface electronics and communications in reactor environments. This report provides a summary of the first year’s project activities related to developing and optimizing devices and circuits for this GaN high electronic mobility transistor (HEMT) process. Activities reported include multiple analog and digital circuit designs simulated using custom Verilog-A models generated from measured GaN devices fabricated in the target process. Digital circuit designs included fundamental logic circuits such as an inverter, NAND, NOR, AND and OR gates, as well as a 5-stage ring oscillator. Each design was simulated using an open-source SPICE simulator, and an integrated circuit layout was produced of each design for use in future fabrication. Analog circuit designs focused on the fundamental building blocks to be used to construct sensor interface and communications circuits. These included current mirrors, matched differential pairs, and a Gilbert cell mixer design, each with an associated integrated circuit layout. Layout tools used for these designs included two open-source packages—KLayout and Magic—which were customized for specific use with the OSU GaN process layers. Design rules and preliminary device extraction capabilities were built for the Magic tool to enable device extraction and subsequent netlist generation for SPICE simulation. Finally, future research directions for year two are summarized. When the year-two directions are implemented, the project will be in position to advance the state of the art in electronics for near- or in-reactor sensor interfacing and communications.

22 GENERAL STUDIES OF NUCLEAR REACTORS↗
NASA NTRS2019

Characterization and Failure Analysis of 650 V Enhancement-Mode GaN HEMT for Cryogenically-Cooled Power Electronics

In order to evaluate the feasibility of newly developed GaN devices in a cryogenically-cooled converter, this paper characterizes a 650 V enhancement-mode Gallium-Nitride high-electron-mobility transistor (GaN HEMT) at cryogenic temperatures. The characterization includes both static and dynamic behaviors. The results show that this GaN HEMT is an excellent device candidate to be applied in cryogenic-cooled applications. For example, transconductance at cryogenic temperature (93 K) is 2.5 times higher than one at room temperature (298 K), and accordingly, peak di/dt during turn-on transients at cryogenic temperature is around 2 times of that at room temperature. Moreover, the on-resistance of the channel at cryogenic temperature is only one-fifth of that at room temperature. The corresponding explanations of performance trends at cryogenic temperatures are also given from the view of semiconductor physics. In addition, several device failures were observed during the dynamic characterization of GaN HEMTs at cryogenic temperatures. The ultra-fast switching speed induced high di/dt and dv/dt at cryogenic temperatures amplifies the negative effects of parasitics inside the switching loop. Based on failure waveforms, two failure modes were classified, and detailed failure mechanisms caused by ultra-fast switching speed are given in this paper.

Static and dynamic characterization↗
DOE OSTI2024

Engineering shallow and deep level defects in $\kappa$-Ga 2 O 3 thin films: comparing metal-organic vapour phase epitaxy to molecular beam epitaxy and the effect of annealing treatments

Orthorhombic gallium oxide (κ-Ga 2 O 3 ) is an ultra-wide bandgap semiconductor with great potential in new generation electronics. Its application is hindered at present by the limited physical understanding of the relationship between synthesis and functional properties. This work discusses the effects of growth method (metal-organic vapour phase epitaxy and molecular beam epitaxy) as well as annealing treatments in different atmospheres (O 2 , H 2 ) on point defects in κ-Ga 2 O 3 layers epitaxially grown on c-plane sapphire. Comprehensive experimental characterization by X-ray diffraction, photo current-as well as photoluminescence excitation spectroscopy, and X-ray photo electron spectroscopy is combined with first principles calculations of the point defects’ formation and complex-dissociation energies. We demonstrate that for κ-Ga 2 O 3 the concentration of shallow and deep level defects can be sensitively controlled through annealing treatments at temperatures (T = 500 °C) well below the thermal stability threshold of this polymorph. In particular, our results suggest that hydrogen-related defects (e.g., H-interstitials, Ga-vacancies—H complexes) play a key role in this process. While we provide direct exemplary implications of our results for the performances of κ-Ga 2 O 3 based photodetectors, these findings are predicted to impact further application fields of κ-Ga 2 O 3 , such as high electron mobility transistors or memory devices.

36 MATERIALS SCIENCE↗
DOE OSTI2024

An RC snubber design method to achieve optimized switching noise‐loss trade‐off of cascode GaN HEMTs

Abstract The cascode gallium nitride high electron mobility transistors (GaN HEMTs) are very vulnerable to self‐sustained turn‐off oscillation due to their cascode configuration. This paper presents a design approach for the RC snubber of cascode GaN HEMTs to achieve the optimized noise‐loss trade‐off. At first, an analytical model is proposed to describe the instability of cascode GaN HEMTs‐based test circuits utilizing RC snubber. Based on the model, an analytical approach is proposed to achieve two optimum RC snubber designs S1 and S2. The design S1 can satisfactorily dampen the oscillation with minimum switching losses. The design S2 achieves maximum effective damping on the oscillation at a minimized cost of additional power losses. In the end, the accuracy of the proposed model is validated by the double‐pulse test and good agreement is obtained.

Xue, Peng↗
DOE OSTI2020

Tri-gate GaN junction HEMT

This work presents a tri-gate GaN junction high-electron-mobility transistor (JHEMT) concept in which the p–n junction wraps around the AlGaN/GaN fins in the gate region. This tri-gate JHEMT differs from all existing GaN FinFETs and tri-gate HEMTs, as they employ a Schottky or a metal-insulator-semiconductor (MIS) gate stack. A tri-gate GaN JHEMT is fabricated using p-type NiO with the gate metal forming an Ohmic contact to NiO. The device shows minimal hysteresis and a subthreshold slope of 63 ± 2 mV/decade with an on-off current ratio of 10 8 . Compared to the tri-gate MISHEMTs fabricated on the same wafer, the tri-gate JHEMTs exhibit higher threshold voltage (V TH ) and achieve positive V TH without the need for additional AlGaN recess. In addition, this tri-gate JHEMT with a fin width of 60 nm achieves a breakdown voltage (BV) > 1500 V (defined at the drain current of 1 μA/mm at zero gate bias) and maintains the high BV with the fin length scaled down to 200 nm. In comparison, the tri-gate MISHEMTs with narrower and longer fins show punch-through at high voltages. Moreover, when compared to planar enhancement mode HEMTs, tri-gate JHEMTs show significantly lower channel sheet resistance in the gate region. Finally, these results illustrate a stronger channel depletion and electrostatic control in the junction tri-gate compared to the MIS tri-gate and suggest great promise of the tri-gate GaN JHEMTs for both high-voltage power and low-voltage power/digital applications.

36 MATERIALS SCIENCE↗
DOE OSTI2024

High temperature stability of regrown and alloyed Ohmic contacts to AlGaN/GaN heterostructure up to 500 °C

This Letter reports the stability of regrown and alloyed Ohmic contacts to AlGaN/GaN-on-Si high electron mobility transistors (HEMTs) for high temperature applications up to 500 °C. Transfer length method (TLM) measurements from 25 to 500 °C in air show that the regrown contacts appear to be stable up to 500 °C during short term (approximately 1 h) testing, while alloyed contacts appear to decrease in contact resistance from 300 to 500 °C though increases in the error bounds due to increase sheet resistance make it difficult to conclude definitely. Additionally, longer term testing shows both technologies remain stable at least up to 48 h at 500 °C, after which the large increase in sheet resistance makes the measurement uncertainty too large to conclude definitively. Advanced microscopy images indicate both the regrown and alloyed contact regions remain structurally intact after prolonged high temperature exposure with no visible degradation in crystallinity or metal composition.

Physics↗
DOE OSTI2025

The impact of pulse width modulation on heat accumulation in AlGaN channel HEMTs

The poor thermal properties of Aluminum–Gallium Nitride (AlGaN) channel High Electron Mobility Transistors (HEMTs) on sapphire limit the device’s maximum switching frequency due to high channel temperatures. Extracting the correct thermal time constants can provide guidelines for the device’s safe frequency operation. This study experimentally quantifies the impact of pulse width and duty cycle on the transient thermal dynamics of multi-finger AlGaN channel HEMTs. In most transient thermal metrology, lock-in averaging approaches are leveraged to increase signal-to-noise ratio and measure the device’s relative temperature rise. Assuming no heat accumulation, the temperature rise is used to quantify the device’s thermal resistance under continued pulsed biasing. For devices grown on sapphire substrates, however, heat accumulation leads to elevated reference temperatures and causes the differential measurement to underestimate the peak temperature. This study demonstrates the capability of transient Gate Resistance Thermometry (tGRT) to measure the absolute temperature, which is required to precisely evaluate the device’s thermal resistance. When an absolute temperature measurement is not feasible (such as thermoreflectance imaging), a solution is proposed to derive the peak temperature under pulsed biasing based on the differential temperature under pulsing and the steady-state thermal resistance (which is typically easier to obtain). Finally, additional tGRT (without averaging) is performed to demonstrate the temperature-dependent thermal time constants required to minimize heat accumulation effects.

Field effect transistors↗
DOE OSTI2025

Reduced thermal resistance of Al-rich AlGaN HEMTs via top-side diamond integration

We report back-end-of-line growth of nanocrystalline diamond (NCD) on ultrawide bandgap (UWBG) high Al content aluminum gallium nitride (AlGaN) channel high electron mobility transistors for thermal management. A thin (∼15 nm) silicon nitride (SiN x ) interlayer was deposited to protect the device surface before performing a low temperature (500 °C) NCD growth process in an attempt to protect the gates on these fully fabricated devices. Notably, atomic force microscopy showed that the maximum lateral grain size exceeded 300 nm even though the film thickness was ∼250 nm. Comparing electrical (DC) performance before and after NCD growth, the gate leakage increased by ∼10 2 after NCD growth. Despite the lower NCD growth temperature, intermixing of the Ni and Au was observed in the Schottky gate metal stack; however, we believe there is another mechanism, possibly hydrogen-related, that is responsible for the measured increase in gate leakage. Regarding thermal management, the device-level thermal resistance (quantified using the average gate temperature rise measured by thermoreflectance imaging) was reduced by 29% through the incorporation of the top-side diamond film. Using time-domain thermoreflectance, the thermal conductivity of the ≈250 nm thick NCD film was measured to be 45 ± 25 W m −1 K −1 . This is expected to be at least 5× greater than the thermal conductivity of the thin disordered AlGaN alloy. There could also be a coupled electrothermal component contributing to the reduced temperature rise from electric field spreading and consequent heat spreading. This study demonstrates a promising first step toward device-level thermal management of high power UWBG Al-rich AlGaN devices.

Lundh, James Spencer [U.S. Naval Research Laborato↗
DOE OSTI2023

High-performance HZO/InAlN/GaN MISHEMTs for Ka-band application

This paper reports on the demonstration of microwave power performance at 30 GHz on InAlN/GaN metal–insulator–semiconductor high electron mobility transistor (MISHEMT) on silicon substrate by using the Hf 0.5 Zr 0.5 O 2 (HZO) as a gate dielectric. Compared with Schottky gate HEMT, the MISHEMT with a gate length (L G ) of 50 nm presents a significantly enhanced performance with an ON/OFF current ratio (I ON /I OFF ) of 9.3 × 10 7 , a subthreshold swing of 130 mV dec -1 , a low drain-induced barrier lowing of 45 mV V -1 , and a breakdown voltage of 35 V. RF characterizations reveal a current gain cutoff frequency (f T ) of 155 GHz and a maximum oscillation frequency (f max ) of 250 GHz, resulting in high (f T × f max ) 1/2 of 197 GHz and the record high Johnson's figure-of-merit (JFOM = f T × BV) of 5.4 THz V among the reported GaN MISHEMTs on Si. Further, the power performance at 30 GHz exhibits a maximum output power of 1.36 W mm -1 , a maximum power gain of 12.3 dB, and a peak power-added efficiency of 21%, demonstrating the great potential of HZO/InAlN/GaN MISHEMTs for the Ka-band application.

42 ENGINEERING↗
DOE OSTI2022

Performance of a Kinetic Inductance Traveling-Wave Parametric Amplifier at 4 Kelvin: Toward an Alternative to Semiconductor Amplifiers

Most microwave readout architectures in quantum computing or sensing rely on a semiconductor amplifier at 4 K, typically a high-electron mobility transistor (HEMT). Despite its remarkable noise performance, a conventional HEMT dissipates several milliwatts of power, posing a practical challenge to scale up the number of qubits or sensors addressed in these architectures. As an alternative, we present an amplification chain consisting of a kinetic inductance traveling-wave parametric amplifier (KITWPA) placed at 4 K, followed by a HEMT placed at 70 K, and demonstrate a chain-added noise $T_Σ$ = 6.3 ± 0.5 K between 3.5 and 5.5 GHz. While, in principle, any parametric amplifier can be quantum limited even at 4 K, in practice we find the performance of the KITWPA to be limited by the temperature of its inputs and by an excess of noise $T_{ex}$ = 1.9 K. In this work, the dissipation of the rf pump of the KITWPA constitutes the main power load at 4 K and is about 1% that of a HEMT. These combined noise and power dissipation values pave the way for the use of the KITWPA as a replacement for semiconductor amplifiers.

97 MATHEMATICS AND COMPUTING↗
DOE OSTI2025

Operation of AlGaN Channel HEMTs at 850 °C With ON/OFF Ratio >10 4

Here, we report 850 ° C operation of ultrawide bandgap (UWBG) Al-rich Al 0.68 Ga 0.32 N channel high electron mobility transistors (HEMTs) at atmospheric pressure in nitrogen ambient. Temperature dependent DC electrical characteristics were measured in situ up to 850 ° C, after exposure to 850 ° C for 60 minutes, and at 25 ° C after high temperature testing. At 850 ° C (time, t = 0 min), all HEMTs tested maintained an on/off ratio greater than 10 4 (maximum of 4.6 × 10 4 ). The threshold voltage demonstrated excellent stability with less than ±10% deviation. After returning to 25 ° C, the devices showed negligible degradation. In fact, the off-state gate current decreased and on/off ratio slightly increased. The robustness of these UWBG AlGaN transistors at temperatures up to 850 ° C demonstrates their viability for extreme environment applications.

AlGaN↗