SEARCH · Search NASA

Results for “InAs nanowires”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

SourceResearch connectionFrom yearThrough year

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

3 records

All sources NASA NTRS DOE OSTI

DOE OSTI2025

Sn-InAs Nanowire Shadow-Defined Josephson Junctions

Hybrid superconductor–semiconductor platforms are foundational to advancing quantum information technologies, motivating the integration of materials with clean interfaces, robust superconductivity, and scalable architectures. Here, in this work, we report the synthesis and analysis of inclined InAs nanowires, conformally coated with β-Sn shells. These nanowires extend in opposite in-plane directions, forming a self-aligned, criss-cross network. This enables the deterministic formation of nanowire-shadow Josephson junctions through angle-controlled, low-temperature Sn deposition. Structural characterization shows uniform polycrystalline β-Sn shells forming a sharp, diffusion-free interface with InAs. Low-temperature transport measurements reveal a hard induced superconducting gap ≈ 600 μeV, switching currents up to ≈ 500 nA, and parallel magnetic field resilience beyond 1T. These results establish β-Sn/InAs nanowire networks as a promising platform for superconducting qubits, low-noise microwave devices, and the exploration of exotic superconducting phases including triplet pairing and topological superconductivity.

B-Sn↗

NASA NTRS2015

Nanowire Photovoltaic Devices

Firefly Technologies, in collaboration with the Rochester Institute of Technology and the University of Wisconsin-Madison, developed synthesis methods for highly strained nanowires. Two synthesis routes resulted in successful nanowire epitaxy: direct nucleation and growth on the substrate and a novel selective-epitaxy route based on nanolithography using diblock copolymers. The indium-arsenide (InAs) nanowires are implemented in situ within the epitaxy environment-a significant innovation relative to conventional semiconductor nanowire generation using ex situ gold nanoparticles. The introduction of these nanoscale features may enable an intermediate band solar cell while simultaneously increasing the effective absorption volume that can otherwise limit short-circuit current generated by thin quantized layers. The use of nanowires for photovoltaics decouples the absorption process from the current extraction process by virtue of the high aspect ratio. While no functional solar cells resulted from this effort, considerable fundamental understanding of the nanowire epitaxy kinetics and nanopatterning process was developed. This approach could, in principle, be an enabling technology for heterointegration of dissimilar materials. The technology also is applicable to virtual substrates. Incorporating nanowires onto a recrystallized germanium/metal foil substrate would potentially solve the problem of grain boundary shunting of generated carriers by restricting the cross-sectional area of the nanowire (tens of nanometers in diameter) to sizes smaller than the recrystallized grains (0.5 to 1 micron(exp 2).

Forbes, David↗

DOE OSTI2026

Transmon Qubit Using Sn as a Junction Superconductor

Superconductor qubits typically use aluminum–aluminum oxide tunnel junctions to provide the nonlinear inductance. Junctions with semiconductor barriers make it possible to vary the superconductor material and explore beyond aluminum. We use InAs semiconductor nanowires coated with thin superconducting shells of β-Sn to realize transmon qubits. By tuning the Josephson energy with a gate voltage, we adjust the qubit frequency over a range of 3 GHz. The longest energy relaxation time, T 1 = 27 μs, is obtained at the lowest qubit frequencies, while the longest echo dephasing time, T 2 = 1.8 μs, is achieved at higher frequencies. Finally, we assess the possible factors limiting coherence times in these devices and discuss steps to enhance performance through improvements in materials fabrication and circuit design.

B-Sn↗