SEARCH · Search NASA

Results for “Physical Uncloneable Function”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

SourceResearch connectionFrom yearThrough year

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 19 records

All sources NASA NTRS DOE OSTI

DOE OSTI2018

Nanomagnet-Based Physically Unclonable Functions

Physically unclonable functions are physical entities or devices that generate unique, unpredictable responses to inputs. They are important in many security applications, including encryption, authentication, anti-counterfeiting, etc. Physical unclonable functions are based on the unavoidable randomness in the manufacturing processes and are impossible to duplicate, even by the original manufacturer. In this project, we studied the feasibility of using hardened SmCo nanomagnets as the physical implementation of physically unclonable functions. Hardened SmCo nano-magnets were fabricated through a lift-off process as well as an etch-back process. The magnetization of these nano-magnets was mapped out as a function of shapes, dimensions, and processing conditions, using magnetic force microscopy. A systematic, uncontrolled bias in the polarity was identified. Attempts to mitigate this bias were made but were unsuccessful. Nevertheless, we found in the process that blanket SmCo films themselves may serve as the desired physically unclonable functions.

77 NANOSCIENCE AND NANOTECHNOLOGY↗

DOE OSTI2011

Solving the software protection problem with intrinsic personal physical unclonable functions.

Physical Unclonable Functions (PUFs) or Physical One Way Functions (P-OWFs) are physical systems whose responses to input stimuli (i.e., challenges) are easy to measure (within reasonable error bounds) but hard to clone. The unclonability property comes from the accepted hardness of replicating the multitude of characteristics introduced during the manufacturing process. This makes PUFs useful for solving problems such as device authentication, software protection, licensing, and certified execution. In this paper, we focus on the effectiveness of PUFs for software protection in offline settings. We first argue that traditional (black-box) PUFs are not useful for protecting software in settings where communication with a vendor's server or third party network device is infeasible or impossible. Instead, we argue that Intrinsic PUFs are needed to solve the above mentioned problems because they are intrinsically involved in processing the information that is to be protected. Finally, we describe how sources of randomness in any computing device can be used for creating intrinsic-personal-PUFs (IP-PUF) and present experimental results in using standard off-the-shelf computers as IP-PUFs.

99 GENERAL AND MISCELLANEOUS↗

DOE OSTI2014

Physical unclonable functions: A primer

Physical unclonable functions (PUFs) make use of the measurable intrinsic randomness of physical systems to establish signatures for those systems. Thus, PUFs provide a means to generate unique keys that don't need to be stored in nonvolatile memory, and they offer exciting opportunities for new authentication and supply chain security technologies.

97 MATHEMATICS AND COMPUTING↗

DOE OSTI2011

A Theoretical Analysis: Physical Unclonable Functions and The Software Protection Problem

Physical Unclonable Functions (PUFs) or Physical One Way Functions (P-OWFs) are physical systems whose responses to input stimuli (i.e., challenges) are easy to measure (within reasonable error bounds) but hard to clone. This property of unclonability is due to the accepted hardness of replicating the multitude of uncontrollable manufacturing characteristics and makes PUFs useful in solving problems such as device authentication, software protection, licensing, and certified execution. In this paper, we focus on the effectiveness of PUFs for software protection and show that traditional non-computational (black-box) PUFs cannot solve the problem against real world adversaries in offline settings. Our contributions are the following: We provide two real world adversary models (weak and strong variants) and present definitions for security against the adversaries. We continue by proposing schemes secure against the weak adversary and show that no scheme is secure against a strong adversary without the use of trusted hardware. Finally, we present a protection scheme secure against strong adversaries based on trusted hardware.

97 MATHEMATICS AND COMPUTING↗

DOE OSTI2015

Area-efficient physically unclonable function circuit architecture

Generating a physically a physically unclonable function ("PUF") circuit value includes comparing each of first identification components in a first bank to each of second identification components in a second bank. A given first identification component in the first bank is not compared to another first identification component in the first bank and a given second identification component in the second bank is not compared to another second identification component in the second bank. A digital bit value is generated for each comparison made while comparing each of the first identification components to each of the second identification components. A PUF circuit value is generated from the digital bit values from each comparison made.

97 MATHEMATICS AND COMPUTING↗

DOE OSTI2018

Integrated circuit physically unclonable function

An integrated circuit (IC) based physically unclonable function (PUF) that comprises a common source amplifier for generating PUF output voltages, a unity gain, negative feedback operational amplifier for generating bias voltages, a voltage regulator and a bit exclusion circuit that excludes unstable PUF bits. Compensation circuitry built into the IC-PUF provides a high power supply rejection ratio and enables highly reliable operation of the IC-PUF across varying input voltages and operating temperatures. The IC-PUF generates a uniformly random output bit stream by taking advantage of process variations that are inherent to the fabrication of (metal-oxide semiconductor) MOS transistors.

42 ENGINEERING↗

DOE OSTI2020

A physically unclonable function using NV diamond magnetometry and micromagnet arrays

A physically unclonable function (PUF) is an embedded hardware security measure that provides protection against counterfeiting. In this article, we present our work on using an array of randomly magnetized micrometer-sized ferromagnetic bars (micromagnets) as a PUF. We employ a 4μm thick surface layer of nitrogen-vacancy (NV) centers in diamond to image the magnetic field from each micromagnet in the array, after which we extract the magnetic polarity of each micromagnet using image analysis techniques. Finally, after evaluating the randomness of the micromagnet array PUF and the sensitivity of the NV readout, we conclude by discussing the possible future enhancements for improved security and magnetic readout.

Electromagnetism↗

DOE OSTI2015

Apparatus, system and method for providing cryptographic key information with physically unclonable function circuitry

Techniques and mechanisms for providing a value from physically unclonable function (PUF) circuitry for a cryptographic operation of a security module. In an embodiment, a cryptographic engine receives a value from PUF circuitry and based on the value, outputs a result of a cryptographic operation to a bus of the security module. The bus couples the cryptographic engine to control logic or interface logic of the security module. In another embodiment, the value is provided to the cryptographic engine from the PUF circuitry via a signal line which is distinct from the bus, where any exchange of the value by either of the cryptographic engine and the PUF circuitry is for communication of the first value independent of the bus.

24 POWER TRANSMISSION AND DISTRIBUTION↗

DOE OSTI2024

Entropy Analysis of FPGA Interconnect and Switch Matrices for Physical Unclonable Functions

Random variations in microelectronic circuit structures represent the source of entropy for physical unclonable functions (PUFs). In this paper, we investigate delay variations that occur through the routing network and switch matrices of a field-programmable gate array (FPGA). The delay variations are isolated from other components of the programmable logic, e.g., look-up tables (LUTs), flip-flops (FFs), etc., using a feature of Xilinx FPGAs called dynamic partial reconfiguration (DPR). A set of partial designs is created to fix the placement of a time-to-digital converter (TDC) and supporting infrastructure to enable the path delays through the target interconnect and switch matrices to be extracted by subtracting out common-mode delay components. Delay variations are analyzed in the different levels of routing resources available within FPGAs, i.e., local routing and across-chip routing. Data are collected from a set of Xilinx Zynq 7010 devices, and a statistical analysis of within-die variations in delay through a set of the randomly-generated and hand-crafted interconnects is presented.

97 MATHEMATICS AND COMPUTING↗

DOE OSTI2016

Method, apparatus and system to compensate for drift by physically unclonable function circuitry

Techniques and mechanisms to detect and compensate for drift by a physically uncloneable function (PUF) circuit. In an embodiment, first state information is registered as reference information to be made available for subsequent evaluation of whether drift by PUF circuitry has occurred. The first state information is associated with a first error correction strength. The first state information is generated based on a first PUF value output by the PUF circuitry. In another embodiment, second state information is determined based on a second PUF value that is output by the PUF circuitry. An evaluation of whether drift has occurred is performed based on the first state information and the second state information, the evaluation including determining whether a threshold error correction strength is exceeded concurrent with a magnitude of error being less than the first error correction strength.

97 MATHEMATICS AND COMPUTING↗

DOE OSTI2018

Random Laser Physical Unclonable Function

We report on the fabrication and characterization of nanocrystalline ZnO films for use as a random laser physical unclonable function (PUF). Correlation between processing conditions and film microstructure will be made to optimize the lasing properties and random response. We will specifically examine the repeatability and security of PUFs demonstrated in this novel system. This demonstration has promise to impact many of Sandia's core missions including counterfeit detection.

73 NUCLEAR PHYSICS AND RADIATION PHYSICS↗

DOE OSTI2020

Method of authenticating integrated circuits using optical characteristics of physically unclonable functions

A method and apparatus for reading unique identifiers of an integrated circuit. The unique identifiers may be physically unclonable functions (PUFs), formed by high energy ions implanted into semiconductor material of the integrated circuit. The method may include electrically or optically stimulating each of the PUFs and sensing with an optical sensor optical characteristics of resulting light emitted from the PUFs. Then the method may include comparing values associated with the optical characteristics of the PUFs with groups of stored values in a circuit database. Each of the groups of stored values may be associated with optical characteristics of PUFs of a known authentic circuit. The method may then include the controller providing verification of authenticity of the integrated circuit when each of the values associated with the optical characteristics of the PUFs match the stored values of at least one of the groups in the circuit database.

42 ENGINEERING↗

DOE OSTI2019

Circuit that includes a physically unclonable function

Described herein are various technologies pertaining to authentication of integrated circuits by using external factors to affect or modify an output of a physically unclonable function (PUF) circuit. In an example, the output of the PUF circuit in response to a challenge signal can be sensitive to changes in environmental factors. In another example, the output of the PUF circuit can be sensitive to user-selectable configuration parameters of the PUF circuit. In yet another example, the output of the PUF circuit can be modified by additional circuitry external to the PUF circuit based upon one or more selectable or configurable inputs. A PUF-based device authentication system that uses external factors as authentication inputs to affect a challenge response of the device authentication system can enhance authentication capabilities by permitting multi-factor authentication.

42 ENGINEERING↗

DOE OSTI2023

An Analysis of FPGA LUT Bias and Entropy for Physical Unclonable Functions

Process variations within Field Programmable Gate Arrays (FPGAs) provide a rich source of entropy and are therefore well-suited for the implementation of Physical Unclonable Functions (PUFs). However, careful considerations must be given to the design of the PUF architecture as a means of avoiding undesirable localized bias effects that adversely impact randomness, an important statistical quality characteristic of a PUF. Here in this paper, we investigate a ring-oscillator (RO) PUF that leverages localized entropy from individual look-up table (LUT) primitives. A novel RO construction is presented that enables the individual paths through the LUT primitive to be measured and isolated at high precision, and an analysis is presented that demonstrates significant levels of localized design bias. The analysis demonstrates that delay-based PUFs that utilize LUTs as a source of entropy should avoid using FPGA primitives that are localized to specific regions of the FPGA, and instead, a more robust PUF architecture can be constructed by distributing path delay components over a wider region of the FPGA fabric. Compact RO PUF architectures that utilize multiple configurations within a small group of LUTs are particularly susceptible to these types of design-level bias effects. The analysis is carried out on data collected from a set of identically designed, hard macro instantiations of the RO implemented on 30 copies of a Zynq 7010 SoC.

97 MATHEMATICS AND COMPUTING↗

DOE OSTI2025