Search NASA⌕ Search

SEARCH · Search NASA

Results for “SoC”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 19 records
All sourcesNASA NTRSDOE OSTI
NASA NTRS2005

Intermittent Turbulence and SOC Dynamics in a 2-D Driven Current-Sheet Model

Borovsky et al. have shown that Earth's magnetotail plasma sheet is strongly turbulent. More recently, Borovsky and Funsten have shown that eddy turbulence dominates and have suggested that the eddy turbulence is driven by fast flows that act as jets in the plasma. Through basic considerations of energy and magnetic flux conservation, these fast flows are thought to be localized to small portions of the total plasma sheet and to be generated by magnetic flux reconnection that is similarly localized. Angelopoulos et al., using single spacecraft Geotail data, have shown that the plasma sheet turbulence exhibits signs of intermittence and Weygand et al., using four spacecraft Cluster data, have confirmed and expanded on this conclusion. Uritsky et al., using Polar UVI image data, have shown that the evolution of bright, nightside, UV auroral emission regions is consistent with many of the properties of systems in self-organized criticality (SOC). Klimas et al. have suggested that the auroral dynamics is a reflection of the dynamics of the fast flows in the plasma. sheet. Their hypothesis is that the transport of magnetic fludenergy through the magnetotail is enabled by scale-free avalanches of localized reconnection whose SOC dynamics are reflected in the auroral UV emission dynamics. A corollary of this hypothesis is that the strong, intermittent, eddy turbulence of the plasma sheet is closely related to its critical dynamics. The question then arises: Can in situ evidence for the SOC dynamics be found in the properties of the plasma sheet turbulence? A 2-dimensional numerical driven current-sheet model of the central plasma sheet has been developed that incorporates an idealized current-driven instability with a resistive MHD system. It has been shown that the model can evolve into SOC in a physically relevant parameter regime. Initial results from a study of intermittent turbulence in this model and the relationship of this turbulence to the model's known SOC dynamics will be discussed.

Klimas, A. J.↗
NASA NTRS1982

Space Operations Center system analysis study extension. Volume 4, book 2: SOC system analysis report

The Space Operations Center (SOC) orbital space station research missions integration, crew requirements, SOC operations, and configurations are analyzed. Potential research and applications missions and their requirements are described. The capabilities of SOC are compared with user requirements. The SOC/space shuttle and shuttle-derived vehicle flight support operations and SOC orbital operations are described. Module configurations and systems options, SOC/external tank configurations, and configurations for geostationary orbits are described. Crew and systems safety configurations are summarized.

Source record↗
NASA NTRS2018

Guideline for Single-Event Effect (SEE) Testing of System on a Chip (SOC) Devices

The use of complex single and multicore processors with significant cache memory, on-chip peripherals, memory controllers, and high speed input/output (IO) that integrate many of the parts of a traditional computer system is becoming more common in space applications. Such devices are often referred to as system on a chip devices (SOCs), even though the term is used somewhat inaccurately due to the lack of analog and mixed signal subcircuits. These devices are complex combinations of single- or multi-core processors with memory controllers, high-speed input/output (IO), and other peripheral structures that formerly would have been handled by off-chip resources. In the past the processors were tested for single event effects (SEE) separately, and the peripherals were often put into custom application-specific integrated circuits (ASICs) along with other resources required by the user. Performance and cost pressures have pushed commercial devices to incorporate many of the functional blocks into a single chip, an SOC. The NASA Electronic Parts and Packaging Program (NEPP) has been examining ways to perform SEE radiation hardness assurance (RHA) testing of these processor-centric SOCs to achieve reasonable understanding of their performance in space missions.

Guertin, Steven M.↗
NASA NTRS2022

Radiation Effects Characterization and System Architecture Options for the 7nm Snapdragon SA8155P Automotive Grade System on Chip (SoC)

The SA8155P SoC is a complex heterogeneous computational platform with CPUs, GPU, DSPs and NPU. The SA8155P is a 7 TOPS/7 Watts capable AI/ML platform and as such represents a game changing breakthrough in terms computational power for space applications. We characterize the TID and SEE effects of the Qualcomm SA8155P Automotive grade SoC. Individual sub-system testing as well as application specific full device testing was conducted. We also discuss the commercial and automotive recovery mechanisms that are available with the SA8155P SoC generation and how those can form the basis for resilient architecture options for use in future space missions

Allen, Greg↗
NASA NTRS1982

Space Operations Center system analysis. Volume 3, book 2: SOC system definition report, revision A

The Space Operations Center (SOC) orbital space station program operations are described. A work breakdown structure for the general purpose support equipment, construction and transportation support, and resupply and logistics support systems is given. The basis for the design of each element is presented, and a mass estimate for each element supplied. The SOC build-up operation, construction, flight support, and satellite servicing operations are described. Detailed programmatics and cost analysis are presented.

Source record↗
NASA NTRS2010

System on a Chip (SoC) Overview

System-on-a-chip or system on chip (SoC or SOC) refers to integrating all components of a computer or other electronic system into a single integrated circuit (chip). It may contain digital, analog, mixed-signal, and often radio-frequency functions all on a single chip substrate. Complexity drives it all: Radiation tolerance and testability are challenges for fault isolation, propagation, and validation. Bigger single silicon die than flown before and technology is scaling below 90nm (new qual methods). Packages have changed and are bigger and more difficult to inspect, test, and understand. Add in embedded passives. Material interfaces are more complex (underfills, processing). New rules for board layouts. Mechanical and thermal designs, etc.

LaBel, Kenneth A.↗
NASA NTRS2017

Kepler: A Search for Terrestrial Planets - SOC 9.3 DR25 Pipeline Parameter Configuration Reports

This document describes the manner in which the pipeline and algorithm parameters for the Kepler Science Operations Center (SOC) science data processing pipeline were managed. This document is intended for scientists and software developers who wish to better understand the software design for the final Kepler codebase (SOC 9.3) and the effect of the software parameters on the Data Release (DR) 25 archival products.

exoplanet↗
NASA NTRS1982

Space Operations Center system analysis study extension. Volume 4, book 1: SOC system analysis report

The Space Operations Center (SOC) orbital space station missions are analyzed. Telecommunications missions, space science, Earth sensing, and space testing missions, research and applications missions, defense missions, and satellite servicing missions are modeled and mission needs discussed. The satellite servicing missions are analyzed in detail, including construction and servicing equipment requirements, mission needs and benefits, differential drag characteristics of co-orbiting satellites, and satellite servicing transportation requirements.

Source record↗
NASA NTRS2019

Radiation specification and testing of heterogenous microprocessor SOCs

Modern commercial microprocessor devices include multiple processor architectures, buses, basic peripherals, and application hardware such as Graphics Processing Units (GPUs) and Digital Signal Processors (DSPs) in one device. Developing RHBD versions of similar devices risks sacrificing processing performance for system-wide radiation requirements. The heterogenous structure of modern commercial system on a chip (SOC) devices, in design and performance goals for subsystems, suggests a similar approach to specifying Radiation Hardened by Design (RHBD) requirements.

Ballast, Jon↗
NASA NTRS1985

Parametric analysis: SOC meteoroid and debris protection

The meteoroid and man made space debris environments of an Earth orbital manned space operations center are discussed. Protective shielding thickness and design configurations for providing given levels of no penetration probability were also calculated. Meteoroid/debris protection consists of a radiator/shield thickness, which is actually an outer skin, separated from the pressure wall, thickness by a distance. An ideal shield thickness, will, upon impact with a particle, cause both the particle and shield to vaporize, allowing a minimum amount of debris to impact the pressure wall itself. A shield which is too thick will crater on the outside, and release small particles of shield from the inside causing damage to the pressure wall. Inversely, if the shield is too thin, it will afford no protection, and the backup must provide all necessary protection. It was concluded that a double wall concept is most effective.

Kowalski, R.↗