Search NASA⌕ Search

SEARCH · Search NASA

Results for “modeling semiconductor manufacturing”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

Investigation of ultra wideband multi-channel dichroic beamsplitters from 0.3 to 52 microns

The development of a set of multi-channel dichroics which includes a 6 channel dichroic operating over the wavelength region from 0.3 to 52 microns is described. In order to achieve the optimum performance, the optical constraints of PbTe, Ge, and CdTe coatings in the strongly absorptive region have been determined by use of a new iterative method using normal incidence reflectance measurement of the multilayer together with initial values of energy gap and infinite refractive index for the semiconductor model. The design and manufacture of the dichroics is discussed and the final results are presented.

Zhang, K. Q.↗

Diagnostic for Plasma Enhanced Chemical Vapor Deposition and Etch Systems

In order to meet NASA's requirements for the rapid development and validation of future generation electronic devices as well as associated materials and processes, enabling technologies ion the processing of semiconductor materials arising from understanding etch chemistries are being developed through a research collaboration between Stanford University and NASA-Ames Research Center, Although a great deal of laboratory-scale research has been performed on many of materials processing plasmas, little is known about the gas-phase and surface chemical reactions that are critical in many etch and deposition processes, and how these reactions are influenced by the variation in operating conditions. In addition, many plasma-based processes suffer from stability and reliability problems leading to a compromise in performance and a potentially increased cost for the semiconductor manufacturing industry. Such a lack of understanding has hindered the development of process models that can aid in the scaling and improvement of plasma etch and deposition systems. The research described involves the study of plasmas used in semiconductor processes. An inductively coupled plasma (ICP) source in place of the standard upper electrode assembly of the Gaseous Electronics Conference (GEC) radio-frequency (RF) Reference Cell is used to investigate the discharge characteristics and chemistries. This ICP source generates plasmas with higher electron densities (approximately 10(exp 12)/cu cm) and lower operating pressures (approximately 7 mTorr) than obtainable with the original parallel-plate version of the GEC Cell. This expanded operating regime is more relevant to new generations of industrial plasma systems being used by the microelectronics industry. The motivation for this study is to develop an understanding of the physical phenomena involved in plasma processing and to measure much needed fundamental parameters, such as gas-phase and surface reaction rates. species concentration, temperature, ion energy distribution, and electron number density. A wide variety of diagnostic techniques are under development through this consortium grant to measure these parameters. including molecular beam mass spectrometry (MBMS). Fourier transform infrared (FTIR) spectroscopy, broadband ultraviolet (UV) absorption spectroscopy, a compensated Langmuir probe. Additional diagnostics. Such as microwave interferometry and microwave absorption for measurements of plasma density and radical concentrations are also planned.

Cappelli, Mark A.↗

Etch Profile Simulation Using Level Set Methods

Etching and deposition of materials are critical steps in semiconductor processing for device manufacturing. Both etching and deposition may have isotropic and anisotropic components, due to directional sputtering and redeposition of materials, for example. Previous attempts at modeling profile evolution have used so-called "string theory" to simulate the moving solid-gas interface between the semiconductor and the plasma. One complication of this method is that extensive de-looping schemes are required at the profile corners. We will present a 2D profile evolution simulation using level set theory to model the surface. (1) By embedding the location of the interface in a field variable, the need for de-looping schemes is eliminated and profile corners are more accurately modeled. This level set profile evolution model will calculate both isotropic and anisotropic etch and deposition rates of a substrate in low pressure (10s mTorr) plasmas, considering the incident ion energy angular distribution functions and neutral fluxes. We will present etching profiles of Si substrates in Ar/Cl2 discharges for various incident ion energies and trench geometries.

Hwang, Helen H.↗

Technology Assessment and Modelling of Three Terminal Tandem Solar Cells for In-Space Utilization

NASA seeks a sustained human presence on the lunar surface. High-efficiency and resilient energy systems are critical to supporting habitats, scientific outposts, and lunar surface operations. Photovoltaics have long been the backbone of space power systems, transitioning from silicon solar cells to multi-junction III-V solar cells, which now dominate state-of-the-art (SOA) technology. Multi-junction cells achieve high efficiency by layering semiconductors, each absorbing a specific portion of the solar spectrum. However, efficiency gains are increasingly constrained by device physics and manufacturing complexity. Additionally, higher-order junctions pose challenges for accurate modelling and performance characterization due to difficulties in replicating the AM0 spectrum.

solar cells↗

High Performance Parallel Computational Nanotechnology

At a recent press conference, NASA Administrator Dan Goldin encouraged NASA Ames Research Center to take a lead role in promoting research and development of advanced, high-performance computer technology, including nanotechnology. Manufacturers of leading-edge microprocessors currently perform large-scale simulations in the design and verification of semiconductor devices and microprocessors. Recently, the need for this intensive simulation and modeling analysis has greatly increased, due in part to the ever-increasing complexity of these devices, as well as the lessons of experiences such as the Pentium fiasco. Simulation, modeling, testing, and validation will be even more important for designing molecular computers because of the complex specification of millions of atoms, thousands of assembly steps, as well as the simulation and modeling needed to ensure reliable, robust and efficient fabrication of the molecular devices. The software for this capacity does not exist today, but it can be extrapolated from the software currently used in molecular modeling for other applications: semi-empirical methods, ab initio methods, self-consistent field methods, Hartree-Fock methods, molecular mechanics; and simulation methods for diamondoid structures. In as much as it seems clear that the application of such methods in nanotechnology will require powerful, highly powerful systems, this talk will discuss techniques and issues for performing these types of computations on parallel systems. We will describe system design issues (memory, I/O, mass storage, operating system requirements, special user interface issues, interconnects, bandwidths, and programming languages) involved in parallel methods for scalable classical, semiclassical, quantum, molecular mechanics, and continuum models; molecular nanotechnology computer-aided designs (NanoCAD) techniques; visualization using virtual reality techniques of structural models and assembly sequences; software required to control mini robotic manipulators for positional control; scalable numerical algorithms for reliability, verifications and testability. There appears no fundamental obstacle to simulating molecular compilers and molecular computers on high performance parallel computers, just as the Boeing 777 was simulated on a computer before manufacturing it.

Saini, Subhash↗

Scaled CMOS Technology Reliability Users Guide

The desire to assess the reliability of emerging scaled microelectronics technologies through faster reliability trials and more accurate acceleration models is the precursor for further research and experimentation in this relevant field. The effect of semiconductor scaling on microelectronics product reliability is an important aspect to the high reliability application user. From the perspective of a customer or user, who in many cases must deal with very limited, if any, manufacturer's reliability data to assess the product for a highly-reliable application, product-level testing is critical in the characterization and reliability assessment of advanced nanometer semiconductor scaling effects on microelectronics reliability. A methodology on how to accomplish this and techniques for deriving the expected product-level reliability on commercial memory products are provided.Competing mechanism theory and the multiple failure mechanism model are applied to the experimental results of scaled SDRAM products. Accelerated stress testing at multiple conditions is applied at the product level of several scaled memory products to assess the performance degradation and product reliability. Acceleration models are derived for each case. For several scaled SDRAM products, retention time degradation is studied and two distinct soft error populations are observed with each technology generation: early breakdown, characterized by randomly distributed weak bits with Weibull slope (beta)=1, and a main population breakdown with an increasing failure rate. Retention time soft error rates are calculated and a multiple failure mechanism acceleration model with parameters is derived for each technology. Defect densities are calculated and reflect a decreasing trend in the percentage of random defective bits for each successive product generation. A normalized soft error failure rate of the memory data retention time in FIT/Gb and FIT/cm2 for several scaled SDRAM generations is presented revealing a power relationship. General models describing the soft error rates across scaled product generations are presented. The analysis methodology may be applied to other scaled microelectronic products and their key parameters.

Microelectronics Reliability↗

Coarse pointing mechanism assembly for satellite interlink experiment

Since 1975, MECANEX S.A. has been manufacturing components for solar array drives and mechanisms used in space applications. In 1991, work was started in an early phase C (Engineering Model) on a Coarse Pointing Mechanism Assembly (CPMA) for the Semiconductor-laser Inter-satellite Link EXperiment (SILEX). This paper deals with the history, the evolution, and the lessons learned from taking over a pre-design in 1991 to the delivery of last flight models (FM 5 & 6) in 1995.

Maeusli, P. A.↗

Spinoff 2010

Topics covered include: Burnishing Techniques Strengthen Hip Implants; Signal Processing Methods Monitor Cranial Pressure; Ultraviolet-Blocking Lenses Protect, Enhance Vision; Hyperspectral Systems Increase Imaging Capabilities; Programs Model the Future of Air Traffic Management; Tail Rotor Airfoils Stabilize Helicopters, Reduce Noise; Personal Aircraft Point to the Future of Transportation; Ducted Fan Designs Lead to Potential New Vehicles; Winglets Save Billions of Dollars in Fuel Costs; Sensor Systems Collect Critical Aerodynamics Data; Coatings Extend Life of Engines and Infrastructure; Radiometers Optimize Local Weather Prediction; Energy-Efficient Systems Eliminate Icing Danger for UAVs; Rocket-Powered Parachutes Rescue Entire Planes; Technologies Advance UAVs for Science, Military; Inflatable Antennas Support Emergency Communication; Smart Sensors Assess Structural Health; Hand-Held Devices Detect Explosives and Chemical Agents; Terahertz Tools Advance Imaging for Security, Industry; LED Systems Target Plant Growth; Aerogels Insulate Against Extreme Temperatures; Image Sensors Enhance Camera Technologies; Lightweight Material Patches Allow for Quick Repairs; Nanomaterials Transform Hairstyling Tools; Do-It-Yourself Additives Recharge Auto Air Conditioning; Systems Analyze Water Quality in Real Time; Compact Radiometers Expand Climate Knowledge; Energy Servers Deliver Clean, Affordable Power; Solutions Remediate Contaminated Groundwater; Bacteria Provide Cleanup of Oil Spills, Wastewater; Reflective Coatings Protect People and Animals; Innovative Techniques Simplify Vibration Analysis; Modeling Tools Predict Flow in Fluid Dynamics; Verification Tools Secure Online Shopping, Banking; Toolsets Maintain Health of Complex Systems; Framework Resources Multiply Computing Power; Tools Automate Spacecraft Testing, Operation; GPS Software Packages Deliver Positioning Solutions; Solid-State Recorders Enhance Scientific Data Collection; Computer Models Simulate Fine Particle Dispersion; Composite Sandwich Technologies Lighten Components; Cameras Reveal Elements in the Short Wave Infrared; Deformable Mirrors Correct Optical Distortions; Stitching Techniques Advance Optics Manufacturing; Compact, Robust Chips Integrate Optical Functions; Fuel Cell Stations Automate Processes, Catalyst Testing; Onboard Systems Record Unique Videos of Space Missions; Space Research Results Purify Semiconductor Materials; and Toolkits Control Motion of Complex Robotics.

Source record↗

Simulation of Etching Profiles Using Level Sets

Using plasma discharges to etch trenches and via holes in substrates is an important process in semiconductor manufacturing. Ion enhanced etching involves both neutral fluxes, which are isotropic, and ion fluxes, which are anisotropic. The angular distributions for the ions determines the degree of vertical etch, while the amount of the neutral fluxes determines the etch rate. We have developed a 2D profile evolution simulation which uses level set methods to model the plasma-substrate interface. Using level sets instead of traditional string models avoids the use of complicated delooping algorithms. The simulation calculates the etch rate based on the fluxes and distribution functions of both ions and neutrals. We will present etching profiles of Si substrates in low pressure (10s mTorr) Ar/Cl2 discharges for a variety of incident ion angular distributions. Both ion and neutral re-emission fluxes are included in the calculation of the etch rate, and their contributions to the total etch profile will be demonstrated. In addition, we will show RIE lag effects as a function of different trench aspect ratios. (For sample profiles, please see http://www.ipt.arc.nasa.gov/hwangfig1.html)

Hwang, Helen↗

Research Activities at Plasma Research Laboratory at NASA Ames Research Center

In order to meet NASA's requirements for the rapid development and validation of future generation electronic devices as well as associated materials and processes, enabling technologies are being developed at NASA-Ames Research Center using a multi-discipline approach. The first step is to understand the basic physics of the chemical reactions in the area of plasma reactors and processes. Low pressure glow discharges are indispensable in the fabrication of microelectronic circuits. These plasmas are used to deposit materials and also etch fine features in device fabrication. However, many plasma-based processes suffer from stability and reliability problems leading to a compromise in performance and a potentially increased cost for the semiconductor manufacturing industry. Although a great deal of laboratory-scale research has been performed on many of these processing plasmas, little is known about the gas-phase and surface chemical reactions that are critical in many etch and deposition processes, and how these reactions are influenced by the variation in operating conditions. Such a lack of understanding has hindered the development of process models that can aid in the scaling and improvement of plasma etch and deposition systems. Our present research involves the study of such plasmas. An inductively-coupled plasma (ICP) source in place of the standard upper electrode assembly of the Gaseous Electronics Conference (GEC) radio-frequency (RF) Reference Cell is used to investigate the discharge characteristics. This ICP source generates plasmas with higher electron densities and lower operating pressures than obtainable with the original parallel-plate version of the GEC Cell. This expanded operating regime is more relevant to new generations of industrial plasma systems being used by the microelectronics industry. The research goal is to develop an understanding of the physical phenomena involved in plasma processing and to measure much needed fundamental parameters, such as gas phase and surface reaction rates, species concentration, temperature, ion energy distribution, and electron number density.

Sharma, S. P.↗

Feature Profile Evolution of SiO2 Trenches In Fluorocarbon Plasmas

Etching of silicon microstructures for semiconductor manufacturing in chlorine plasmas has been well characterized. The etching proceeds in a two-part process, where the chlorine neutrals passivate the Si surface and then the ions etch away SiClx. However, etching in more complicated gas mixtures and materials, such as etching of SiO2 in Ar/C4F8, requires knowledge of the ion and neutral distribution functions as a function of angle and velocity, in addition to modeling the gas surface reactions. In order to address these needs, we have developed and integrated a suite of models to simulate the etching process from the plasma reactor level to the feature profile evolution level. This arrangement allows for a better understanding, control, and prediction of the influence of equipment level process parameters on feature profile evolution. We are currently using the HPEM (Hybrid Plasma Equipment Model) and PCMCM (Plasma Chemistry Monte Carlo Model) to generate plasma properties and ion and neutral distribution functions for argon/fluorocarbon discharges in a GEC Reference Cell. These quantities are then input to the feature scale model, Simulation of Profile Evolution by Level Sets (SPELS). A surface chemistry model is used to determine the interaction of the incoming species with the substrate material and simulate the evolution of the trench profile. The impact of change of gas pressure and inductive power on the relative flux of CFx and F to the wafer, the etch and polymerization rates, and feature profiles will be examined. Comparisons to experimental profiles will also be presented.

Hwang, Helen↗

Reducing the Effect of Transducer Mount Induced Noise on Aeroacoustic Wind Tunnel Testing Data with a New Transducer Mount Design

Characterization of launch vehicle unsteady aerodynamics is a field best studied through experimentation, which is often carried out in the form of large scale wind tunnel testing. Measurement of the fluctuating pressures induced by the boundary layer noise is customarily made with miniature pressure transducers installed into a model of the vehicle of interest. Literature shows that noise level increases between two to five decibels (dB referenced to 20 micropascal) can be induced when the transducer surface is not mounted perfectly flush with the model outer surface. To reduce this artificially induced noise, special transducer holders have been used for aeroacoustic wind tunnel testing by NASA. This holder is a sleeve into which the transducer fits, with a cap that allows it to be mounted in a recessed hole in the model. A single hole in the holder allows the transport of the tunnel medium so the transducer can discriminate the fluctuating pressure due to the turbulent boundary layer noise. The holder is first dry fitted into the model and any difference in height between the holder and the model surface can be sanded flush. The holder is then removed from the model, the transducer glued inside the holder, and the holder replaced in the model, secured also with glue, thus eliminating the problem of noise level increases due to lack of flushness. In order to work with this holder design, special transducers have been ordered with their standard screen removed and the diaphragm moved as close to the top of the casing as possible to minimize any cavity volume. Although this greatly reduces induced noise due to the transducers being out of flush, the holders can also induce a cavity resonance that is usually at a very high frequency. This noise is termed transducer mount induced noise (XMIN). The peak of the mode can vary with the cavity depth, boundary layer noise that can excite the mode, tunnel flow medium, and the build of the transducers. Because the boundary layer flow interaction with the microphone holder seems to have some effect on the cavity resonance response, the NASA/Marshall Space Flight Center (MSFC) aeroacoustic team postulated that changing the design of the holder might reduce the cavity resonance response. An experiment was performed at the MSFC Trisonic Wind Tunnel comparing a new holder design with the traditional MSFC holder. The new holder design is intended to mimic the Kulite Semiconductors, Inc. B-screen, where the single hole of the traditional MSFC holder is replaced by a series of ten 0.007 inch diameter holes. This particular design serves to protect the transducer diaphragm as in the manufacturer's B-screen, but also increases the frequency of the XMIN such that it is not apparent in the data collected from aeroacoustic wind tunnel tests. MSFC compared the two holder designs by installing two transducers in standard holders on one side of a ten inch long ten degree cone, and two transducers in B-screen holders on the opposite side for a series of runs at different conditions. Over 11-13 February, 2013, the model was run at Mach numbers between 0.80 and 1.96 at angles of attack at 0 deg, plus or minus 1 deg, plus or minus 2 deg, plus or minus 4 deg, and plus or minus 8 deg. Model roll attitudes at 0 deg, 90 deg, and 180 deg were tested to isolate potential tunnel bias. This paper presents results from the test showing that the proposed holder design significantly reduces the influence of XMIN on measured fluctuating pressure levels.

Herron, A. J.↗

Development of Numerical Extended Hydrodynamics for Transition-Regime Non-Equilibrium Flows Encountered in Semiconductor Manufacturing Processes

Six months of funding was received for the proposed three year research program (funding for the period from March 1, 1997 to August 31, 1997). Although the official starting date for the project was March 1, 1997, no funding for the project was received until July 1997. In the funded research period, considerable progress was made on Phase I of the proposed research program. The initial research efforts concentrated on applying the 10-, 20-, and 35-moment Gaussian-based closures to a series of standard two-dimensional non-reacting single species test flow problems, such as the flat plate, couette, channel, and rearward facing step flows, and to some other two-dimensional flows having geometries similar to those encountered in chemical-vapor deposition (CVD) reactors. Eigensystem analyses for these systems for the case of two spatial dimensions was carried out and efficient formulations of approximate Riemann solvers have been formulated using these eigenstructures. Formulations to include rotational non-equilibrium effects into the moment closure models for the treatment of polyatomic gases were explored, as the original formulations of the closure models were developed strictly for gases composed of monatomic molecules. The development of a software library and computer code for solving relaxing hyperbolic systems in two spatial dimensions of the type arising from the closure models was also initiated. The software makes use of high-resolution upwind finite-volumes schemes, multi-stage point implicit time stepping, and automatic adaptive mesh refinement (AMR) to solve the governing conservation equations for the moment closures. The initial phase of the code development was completed and a numerical investigation of the solutions of the 10-moment closure model for the simple two-dimensional test cases mentioned above was initiated. Predictions of the 10-moment model were compared to available theoretical solutions and the results of direct-simulation Monte Carlo (DSMC) calculations. The first results of this study were presented at a meeting last year.

Groth, Clinton P. T.↗

Analytical determination of critical crack size in solar cells

Although solar cells usually have chips and cracks, no material specifications concerning the allowable crack size on solar cells are available for quality assurance and engineering design usage. Any material specifications that the cell manufacturers use were developed for cosmetic reasons that have no technical basis. Therefore, the Applied Solar Energy Corporation (ASEC) has sponsored a continuing program for the fracture mechanics evaluation of GaAs. Fracture mechanics concepts were utilized to develop an analytical model that can predict the critical crack size of solar cells. This model indicates that the edge cracks of a solar cell are more critical than its surface cracks. In addition, the model suggests that the material specifications on the allowable crack size used for Si solar cells should not be applied to GaAs solar cells. The analytical model was applied to Si and GaAs solar cells, but it would also be applicable to the semiconductor wafers of other materials, such as a GaAs thin film on a Ge substrate, using appropriate input data.

Chen, C. P.↗

Planning for the semiconductor manufacturer of the future

Texas Instruments (TI) is currently contracted by the Air Force Wright Laboratory and the Defense Advanced Research Projects Agency (DARPA) to develop the next generation flexible semiconductor wafer fabrication system called Microelectronics Manufacturing Science & Technology (MMST). Several revolutionary concepts are being pioneered on MMST, including the following: new single-wafer rapid thermal processes, in-situ sensors, cluster equipment, and advanced Computer Integrated Manufacturing (CIM) software. The objective of the project is to develop a manufacturing system capable of achieving an order of magnitude improvement in almost all aspects of wafer fabrication. TI was awarded the contract in Oct., 1988, and will complete development with a fabrication facility demonstration in April, 1993. An important part of MMST is development of the CIM environment responsible for coordinating all parts of the system. The CIM architecture being developed is based on a distributed object oriented framework made of several cooperating subsystems. The software subsystems include the following: process control for dynamic control of factory processes; modular processing system for controlling the processing equipment; generic equipment model which provides an interface between processing equipment and the rest of the factory; specification system which maintains factory documents and product specifications; simulator for modelling the factory for analysis purposes; scheduler for scheduling work on the factory floor; and the planner for planning and monitoring of orders within the factory. This paper first outlines the division of responsibility between the planner, scheduler, and simulator subsystems. It then describes the approach to incremental planning and the way in which uncertainty is modelled within the plan representation. Finally, current status and initial results are described.

Fargher, Hugh E.↗