Switching Transition Analysis and Optimization for Bidirectional CLLC Resonant DC Transformer
Not provided.
SEARCH · Search NASA
Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.
Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.
Not provided.
In this article, an improved soft-switching quadratic boost converter is proposed. Instead of inserting an additional active clamp or auxiliary zero-voltage transition circuit at the switching node, the proposed topology connects the high-voltage switching node to the input diode node by replacing one of the input diodes with a low-rated switch. The proposed topology can attain soft-switching condition for all the switches and input diode turns- off under zero-current switching (ZCS). The operation of input-side switch not only aids zero-voltage switching (ZVS) turn- on for the main switch but also helps in reducing the conduction loss. Also, the input-side switch operates under ZCS turn- on and ZVS turn- off , making it a loss economical solution. An adaptive timing scheme for driving the input switch is proposed, which can ensure soft-switching condition under varying gain and load range. The detailed operational modes, analysis, and design considerations of the proposed topology are presented. A 250 W hardware prototype is built to validate the performance of the proposed converter operating at 100 kHz switching frequency. Results with adaptive soft-switching scheme shows that the converter is modulated to achieve its best efficiency condition under various system conditions. Furthermore, a peak efficiency of 96.1% at 155 W and efficiencies above 95.75% over a wide load range are achieved using all Si devices.
This paper presents a loss-optimized Triple Phase-Shift (TPS) switching strategy for Dual-Active Bridge (DAB) based converters. The proposed strategy considers minimizing total converter loss with respect to minimizing device rms cur-rents, enabling Zero-Voltage Switching (ZVS) turn-on of devices and accurate control of device turn-off current. A model for switching currents is presented, followed by a loss model and optimization strategy. A 1.3kV/100kW prototype based on SiC MOSFETs was used in this work and experimental results up to 10kW show the proposed TPS strategy to be more efficient for operation.
This article proposes a new pulsewidth modulation (PWM) scheme that reduces common-mode (CM) voltage and switching losses simultaneously in CSI. The proposed PWM [i.e., reduced voltages PWM (RVM)] reduces CM voltages and switching losses by selecting the optimal zero current vector and PWM sequence based on the CSI output voltage conditions. This article also proves the proposed RVM achieves both objectives (i.e., reduced CM voltage and switching losses) simultaneously for all CSI operating conditions without compromising the other objective. The proposed RVM inherently achieves zero-voltage switching (ZVS) conditions during the zero current vector transitions, further reducing the switching losses. Experimental results demonstrate significant reductions in CM voltage, reaching up to approximately 95%, accompanied by an increase of up to about 5.5% in CSI efficiency across a wide operating range compared to alternative PWM methods, confirming the predicted advantages of the proposed RVM.
Grounding related issues are critical for safe and reliable operation of solid-state transformer (SST) in medium-voltage (MV) applications, e.g., solar photovoltaic and energy storage integration, date center, electric vehicle fast charging, etc. This article presents for the first time the issue of additional device voltage stress due to grounding-loop current in current-source SST, using the soft-switching solid-state transformer (S4T) as an example. The S4T features single-stage isolated AC-AC, AC-DC, or DC-DC conversion with full-range ZVS, derived from flyback converter or current-source converter (CSC). However, the flyback operation for CSC-based SST means that magnetizing current flows through the reverse-blocking devices on only one side of the medium-frequency transformer (MFT) at a time. Then, the voltages across the devices, especially those on the other side of the MFT, can be influenced by parasitic current. A parasitic model of a modular S4T (M-S4T) prototype is developed from direct measurements and datasheets. Using the developed parasitic model and equivalent circuits, the causes of the voltage stress are analyzed. A voltage-stress mitigation scheme of connecting additional grounding capacitors is proposed. Damping resistors are also installed to damp out the grounding-loop resonance. A robust parameter design of the proposed scheme is given. The existence of the voltage stress issue and the effectiveness of the proposed scheme are verified experimentally on an MV SiC M-S4T prototype with inherent parameter variations among the five modules in the prototype. Here, both single-module and stacked-module operation are demonstrated during steady state and dynamic conditions up to 4 kV peak.
The EMA systems proposed for future space transportation applications are high power systems operating at voltages up to 270 Vdc and at current levels on the order of hundreds of amperes. The position of the actuator is controlled by modulating the flow of energy from the source to an electric motor with an inverter. Hard-switching of the semiconductor devices in the inverter results in considerable device switching stresses and losses and in the generation of substantial amounts of EMI. Both of these can be reduced by employing zero-voltage-switching (ZVS) techniques in the inverter. This project has focused on the development of a ZVS inverter for the Marshall Space Center EMA prototypes, which utilize brushless dc motors to convert electrical energy to mechanical energy. An inverter which permitted zero-voltage switching and a quasi-PWM operation was selected for study and implementation. A waveshaping circuit is added to the front of a standard three-phase inverter to achieve the desired switching properties. This circuit causes the input voltage of the three-phase inverter to ring to zero where it is clamped for a short period of time. During this zero-voltage period, any of the semiconductor switches in the three-phase inverter are switched on or off at zero voltage resulting in a reduction in switching losses and EMI. The operation of this waveshaping circuit and its interaction with the three-phase inverter are described. The different circuit modes were analyzed using equivalent circuits. Based on this analysis, design relationships were developed for calculating component values for the circuit elements in the waveshaping circuit. Waveforms of various voltages and currents in the waveshaping circuit were plotted and used to determine the ratings of the semiconductors in the waveshaping circuit. The implementation of this inverter are described. Block diagrams for the overall control system and the waveshaping circuit control are presented and discussed. The current control scheme employed in the controller is also described.
This article proposes a multiport modular single-stage current-source solid-state transformer (SST) for applications like photovoltaic, energy storage integration, electric vehicle fast charging, data center, etc. The 7.2 kV 50 kVA current-source SST consists of five input-series output-parallel modules, each based on 3.3 kV SiC reverse-blocking MOSFET-plus-diode modules. The proposed SST has some unique features. First, compared to the voltage-source or matrix converter-based SSTs, the current-source SST has a unique advantage of single-stage isolated AC/DC or AC/AC conversion with an inductive DC link, but no medium-voltage (MV) AC experiments have been reported. This article for the first time demonstrates MV AC current-source SST up to 7.5 kV peak. Second, the multiport SST has a buffer port for active power decoupling (APD) or energy storage integration. The double-line-frequency power ripple from single-phase AC grid normally results in a large capacitor size in MV SSTs. The APD scheme is proposed in MV applications for the first time to enable a reduced DC link and the electrolytic capacitor-less SST with high reliability. Third, as a direct grid-connected converter without line-frequency transformer, insulation and protection are critical. A medium-frequency transformer design passes 55 kV basic-insulation level (BIL) and 60 kV high potential dielectrics withstand test with only 0.09% leakage inductance. Importantly, a lightning protection scheme is presented to protect the SST itself from 90 kV BIL impulse. Fourth, the proposed current-source SST topology is a modular soft-switching solid-state transformer (M-S4T) with full-range zero-voltage switching and controlled dv/dt for low electromagnetic interference. Furthermore, these concepts are verified in a three-port M-S4T prototype with forced oil cooling under single-module, stacked-module, steady-state, and dynamic operations.
In this work, several DC-DC converters were designed and built. The converters are Buck Buck-Boost, Cuk, Flyback, and full-bridge zero-voltage switched. The total ionizing dose radiation and single event effects on the converters were investigated. The experimental results for the TID effects tests show that the voltages of the Buck Buck-Boost, Cuk, and Flyback converters increase as total dose increased when using power MOSFET IRF250 as a switching transistor. The change in output voltage with total dose is highest for the Buck converter and the lowest for Flyback converter. The trend of increase in output voltages with total dose in the present work agrees with those of the literature. The trends of the experimental results also agree with those obtained from PSPICE simulation. For the full-bridge zero-voltage switch converter, it was observed that the dc-dc converter with IRF250 power MOSFET did not show a significant change of output voltage with total dose. In addition, for the dc-dc converter with FSF254R4 radiation-hardened power MOSFET, the output voltage did not change significantly with total dose. The experimental results were confirmed by PSPICE simulation that showed that FB-ZVS converter with IRF250 power MOSFET's was not affected with the increase in total ionizing dose. Single Event Effects (SEE) radiation tests were performed on FB-ZVS converters. It was observed that the FB-ZVS converter with the IRF250 power MOSFET, when the device was irradiated with Krypton ion with ion-energy of 150 MeV and LET of 41.3 MeV-square cm/mg, the output voltage increased with the increase in fluence. However, for Krypton with ion-energy of 600 MeV and LET of 33.65 MeV-square cm/mg, and two out of four transistors of the converter were permanently damaged. The dc-dc converter with FSF254R4 radiation hardened power MOSFET's did not show significant change at the output voltage with fluence while being irradiated by Krypton with ion energy of 1.20 GeV and LET of 25.97 MeV-square cm/mg. This might be due to fact that the device is radiation hardened.