Marble v1.0
The IP is a schematic of Marble, a dual low pin count FPGA Mezanine Card (LPC-FMC) carrier based on an Artix-7 in a FG484 package.
Doolittle, Lawrence↗
Engineering topics
Serrano Pareja, Carlos
Publications and source records attributed to Serrano Pareja, Carlos.