DOE OSTI2019Fault Testing a Synthesizable Embedded Processor at Gate Level using FPGA Emulation.Abstract not provided.Mannos, Tom↗
DOE OSTI2019Fault testing a synthesizable embedded processor at gate level using Virtex Ultrascale/Ultrascale+ FPGA emulation.Abstract not provided.Mannos, Tom↗