EXPLORE CONNECTIONS
A CMOS-compatible process technique for fabricating laterally embedded multi-nanaochannels without sacrificial etching
Follow the relationships that help you find your next source.
Connections are not prepared for this record yet, or its source metadata has changed. The original record remains available while background snapshots are rebuilt.