NASA NTRS · 19830000538
Hardware Fault Simulator Generates Test Vectors For Complex IC's
Abstract
Report describes technique using fault simulator implemented entirely in hardware to generate and optimize test vectors for microprocessor. Hardware fault simulator approach reduces test time, while maintaining high reliability in detecting faults.
Keep this discovery
Explore connections, maps & timelines
Timoc, C. C., Hess, L. M., Stott, F. R.. 1984-11-01. Hardware Fault Simulator Generates Test Vectors For Complex IC's. https://ntrs.nasa.gov/citations/19830000538
Cite the original work for its findings. Save a collection to share your selection of sources.