NASA NTRS · 20060034020
3D Chip Scale Package (CSP)
Abstract
Package/die stacking technology enhances most aspects of electronic systems such as size, weight, speed, yield, and power consumption.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Ghaffarian, R.. 1999-01-01. 3D Chip Scale Package (CSP). https://ntrs.nasa.gov/citations/20060034020
Cite the original work for its findings. Save a collection to share your selection of sources.