NASA NTRS · 20060037827
Concurrent Processor Array for High Speed Route Planning
Abstract
A VLSI parallel processor array for high speed optimal route planning is reported.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Kemeny, S., Shaw, T., Nixon, R., Fossum, E.. 1994-06-09. Concurrent Processor Array for High Speed Route Planning. https://ntrs.nasa.gov/citations/20060037827
Cite the original work for its findings. Save a collection to share your selection of sources.