Search NASASearch

NASA NTRS · 20140005409

Single Event Testing on Complex Devices: Test Like You Fly versus Test-Specific Design Structures

Abstract

We present a framework for evaluating complex digital systems targeted for harsh radiation environments such as space. Focus is limited to analyzing the single event upset (SEU) susceptibility of designs implemented inside Field Programmable Gate Array (FPGA) devices. Tradeoffs are provided between application-specific versus test-specific test structures.

Explore related subjects

Keep this discovery

Explore connections, maps & timelines

BibTeXRIS

Berg, Melanie, LaBel, Kenneth A.. 2014-03-31. Single Event Testing on Complex Devices: Test Like You Fly versus Test-Specific Design Structures. https://ntrs.nasa.gov/citations/20140005409

Cite the original work for its findings. Save a collection to share your selection of sources.

KEEP EXPLORING

Related reports

Single Event Analysis and Fault Injection Techniques Targeting Complex Designs Implemented in Xilinx-Virtex Family Field Programmable Gate Array (FPGA) Devices

An informative session regarding SRAM FPGA basics. Presenting a framework for fault injection techniques applied to Xilinx Field Programmable Gate Arrays (FPGAs). Introduce an overlooked time component that illustrates fault injection is impractical for most real designs as a stand-alone characterization tool. Demonstrate procedures that benefit from fault injection error analysis.

Single Event Upset Testing

Independent Single Event Upset Testing of the Xilinx V5QV

In this presentation, we provide a brief glimpse at preliminary single event test results taken from two years of testing of the Xilinx V5QV Field Programmable Gate Array (FPGA). This presentation includes an overview of test philosophy and implementation.

Single Event Upset Testing