Single Event Effects in FPGA Devices 2015-2016

Berg, Melanie; LaBel, Kenneth; Pellish, Jonathan

NASA NTRS · 20160007754

Single Event Effects in FPGA Devices 2015-2016

Berg, Melanie·LaBel, Kenneth·Pellish, Jonathan

Abstract

This presentation provides an overview of single event effects in FPGA devices 2015-2016 including commercial Xilinx V5 heavy ion accelerated testing, Xilinx Kintex-7 heavy ion accelerated testing, mitigation study, and investigation of various types of triple modular redundancy (TMR) for commercial SRAM based FPGAs.

Explore related subjects

Xilinx V5 Single event latch-up (SEL)Field Programmable Gate Array (FPGA)Single Event Upset (SEU) Testing Virtex-5QV Xilinx Kintex-7 Single event upset (SEU)

Keep this discovery

Explore connections, maps & timelines

BibTeX RIS

Berg, Melanie, LaBel, Kenneth, Pellish, Jonathan. 2016-06-13. Single Event Effects in FPGA Devices 2015-2016. https://ntrs.nasa.gov/citations/20160007754

Cite the original work for its findings. Save a collection to share your selection of sources.