DOE OSTI · 1568209
Field programmable gate array bitstream verification
Abstract
Described herein are various technologies pertaining to confirming an integrity of a FPGA. A verifier circuit is placed into an FPGA bitstream to enable external verification of the FPGA configuration in real time without requiring readout of the FPGA configuration itself. Number generators are utilized to generate a key which is shared between the FPGA and an external verification component (VC). The key is utilized to configure an initial state of sequence registers respectively located on both the FPGA and the VC. When the FPGA is operating with an approved configuration, output from the sequence registers at the FPGA and the VC are the same.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Hamlet, Jason. 2019-04-16. Field programmable gate array bitstream verification. https://www.osti.gov/biblio/1568209
Cite the original work for its findings. Save a collection to share your selection of sources.