Solar cell reliability testing
The progress and initial data on accelerated stress tests on small amorphous silicon test samples from several manufacturers are reported. The test samples include both single and tandem junction devices.
SEARCH · Search NASA
Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.
Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.
The progress and initial data on accelerated stress tests on small amorphous silicon test samples from several manufacturers are reported. The test samples include both single and tandem junction devices.
The spectral noise characteristics of Aerojet gallium arsenide (GaAs) junction field effect transistors (JFET's) have been investigated down to liquid-helium temperatures. Noise characterization was performed with the field effect transistor (FET) in the floating-gate mode, in the grounded-gate mode to determine the lowest noise readings possible, and with an extrinsic silicon photodetector at various detector bias voltages to determine optimum operating conditions. The measurements indicate that the Aerojet GaAs JFET is a quiet and stable device at liquid helium temperatures. Hence, it can be considered a readout line driver or infrared detector preamplifier as well as a host of other cryogenic applications. Its noise performance is superior to silicon (Si) metal oxide semiconductor field effect transistor (MOSFET's) operating at liquid helium temperatures, and is equal to the best Si n channel junction field effect transistor (n-JFET's) operating at 300 K.
A semiconductor device employs at least one layer of semiconducting porous silicon carbide (SiC). The porous SiC layer has a monocrystalline structure wherein the pore sizes, shapes, and spacing are determined by the processing conditions. In one embodiment, the semiconductor device is a p-n junction diode in which a layer of n-type SiC is positioned on a p-type layer of SiC, with the p-type layer positioned on a layer of silicon dioxide. Because of the UV luminescent properties of the semiconducting porous SiC layer, it may also be utilized for other devices such as LEDs and optoelectronic devices.
The effects of process variations on the fixed-charge density, interface-state density, and tunneling properties of tunnel oxides on (100) silicon are discussed. Annealing the oxide in nitrogen reduces the fixed-charge and interface-state densities substantially, but also causes a marked increase in oxide capacitance. Anneals in forming gas before metallization alter the interface-state distribution and decrease the insulating qualities of the tunneling oxides. Postmetallization anneals in forming gas reduce the interface-state density to 1 x 10 to the 11th e/sq cm V or below, and appear not to affect the current through the oxide. No evidence for metal-induced interface states is observed.
As a result of the recent NASA emphasis on smaller, lower cost space missions, PV is now being considered for a number of missions operating at solar distances of 3 AU or greater. In the past, many of these missions would utilize an RTG (radioisotope thermoelectric generator). Historically, silicon solar cell behavior at these distances has been compromised by a number of mechanisms including shunting, nonohmic back contacts, and the 'broken knee' curve shape. The former two can usually be neglected for modern silicon cells, but the latter has not been eliminated. This problem has been identified with localized diffusion at the top contact/silicon interface which leads to structural changes at the local junction. This is believed to create a resistive metal-semiconductor-like (MSL) interface in parallel with the junction which results in the characteristic forms of the LILT (low intensity, low temperature) 'broken knee'. This paper discusses a TaSiN contact barrier that will prevent the MSL structure in the junction.
As a result of the recent NASA emphasis on smaller, lower cost space missions, PV is now being considered for a number of missions operating at solar distances of 3 AU or greater. In the past, many of these missions would utilize an RTG (radioisotope thermoelectric generator). Historically, silicon solar cell behavior at these distances has been compromised by a number of mechanisms including shunting, nonohmic back contacts, and the 'broken knee' curve shape. The former two can usually be neglected for modern silicon cells, but the latter has not been eliminated. This problem has been identified with localized diffusion at the top contact/silicon interface which leads to structural changes at the local junction. This is believed to create a resistive metal-semiconductor-like (MSL) interface in parallel with the junction which results in the characteristic forms of the LILT (low intensity, low temperature) 'broken knee'. This paper discusses a TaSiN contact barrier that will prevent the MSL structure in the junction.
An investigation was conducted to determine the technology readiness of lithium-doped silicon solar cells with respect to use in space programs. A pilot line fabrication program was established, in which the pilot line cells were evaluated after being exposed to environments ordinarily imposed on nonlithium-doped silicon solar cells. Results indicate that further process improvements are required, particularly with respect to the P/N junction diffusion and the electrical contacting technique (including solder coating). It is concluded that lithium-doped cells can be fabricated to exhibit (1) high efficiencies, (2) uniform cell-to-cell recovery characteristics after exposure to 1-MeV electrons; and (3) good stability in most environments investigated (the only exception being the thermal shock environment).
A discussion of structural parameters that may heighten radiation sensitivity is presented, including doping levels and p-n junction termination techniques.
Work has progressed in fabrication and characterization of solar cells from ubiquitous crystallization process (UCP) wafers and LASS ribbons. Gettering tests applied to UCP wafers made little change on their performance compared with corresponding baseline data. Advanced processes such as shallow junction (SJ), back surface field (BSF), and multilayer antireflection (MLAR) were also applied. While BSF by Al paste had shunting problems, cells with SJ and BSF by evaporated Al, and MLAR did achieve 14.1% AMI on UCP silicon. The study of LASS material was very preliminary. Only a few cells with SJ, BSR, (no BSF) and MLAR were completed due to mechanical yield problems after lapping the material. Average efficiency was 10.7% AMI with 13.4% AMI for CZ controls. Relatively high minority carrier diffusion lengths were obtained. The lower than expected Jsc could be partially explained by low active area due to irregular sizes.
An economical thick film solar cell contact for high volume production of low cost silicon solar array modules was investigated. All metal screenable pastes using base metals were studied. Solar cells with junction depths varying by a factor of 3.3, with and without a deposited oxide coating were used. Cells were screened and fired by a two step firing process. Adhesion and metallurgical results are unsatisfactory. No electrical information is obtained due to inadequate contact adhesion.
A lightweight, radiation hard, high performance, ultra-thin silicon solar cell is described that incorporates light trapping and a cover glass as an integral part of the device. The manufacturing feasibility of high specific power, radiation insensitive, thin silicon solar cells was demonstrated experimentally and with a model. Ultra-thin, light trapping structures were fabricated and the light trapping demonstrated experimentally. The design uses a micro-machined, grooved back surface to increase the optical path length by a factor of 20. This silicon solar cell will be highly tolerant to radiation because the base width is less than 25 microns making it insensitive to reduction in minority carrier lifetime. Since the silicon is bonded without silicone adhesives, this solar cell will also be insensitive to UV degradation. These solar cells are designed as a form, fit, and function replacement for existing state of the art silicon solar cells with the effect of simultaneously increasing specific power, power/area, and power supply life. Using a 3-mil thick cover glass and a 0.3 g/sq cm supporting Al honeycomb, a specific power for the solar cell plus cover glass and honeycomb of 80.2 W/Kg is projected. The development of this technology can result in a revolutionary improvement in high survivability silicon solar cell products for space with the potential to displace all existing solar cell technologies for single junction space applications.
Efficiency of silicon solar cells containing about one quadrillon atoms cu cm of chromium is improved about 26% by thermal annealing of the silicon wafer at a temperature of 200 C to form chromium precipitates having a diameter of less than 1 Angstrom. Further improvement in efficiency is achieved by scribing laser lines onto the back surface of the wafer at a spacing of at least 0.5 mm and at a depth of less than 13 micrometers to preferentially precipitate chromium near the back surface and away from the junction region of the device. This provides an economical way to improve the deleterious effects of chromium, one of the impurities present in metallurgical grade silicon mateial.
N-type layer formation with ion implanted nitrogen or Sb in p-type alpha-SiC, evaluating electrical characteristics, discussing junction devices formed
Inversion layer solar cells have been fabricated by etching through the diffused layer on p-type silicon wafers in a comb-like contact pattern. The charge separation comes from an induced p-n junction at the surface. This inverted surface is caused by a layer of transparent material applied to the surface that either contains free positive ions or that creates donor states at the interface. Cells have increased from 3 ma Isc to 100 ma by application of sodium silicate. The action is unstable, however, and decays with time.
Inversion layer solar cells were fabricated by etching through the diffused layer on p-type silicon wafers in a comb-like contact pattern. The charge separation comes from an induced p-n junction at the surface. The inverted surface is caused by a layer of transparent material applied to the surface that either contains free positive ions or that creates donor states at the interface. Cells are increased from 3 ma I sub sc to 100 ma by application of sodium silicate. The action is unstable, however, and decays. Non-mesa contaminated oxide cells were fabricated with short circuit currents of over 100 ma measured in the sun. Cells of this type have demonstrated stability.
Progress in the development of solar cells and module process steps for low-cost solar arrays is reported. Specific topics covered include: (1) a system to automatically measure solar cell electrical performance parameters; (2) automation of wafer surface preparation, printing, and plating; (3) laser inspection of mechanical defects of solar cells; and (4) a silicon antireflection coating system. Two solar cell process steps, laser trimming and holing automation and spray-on dopant junction formation, are described.
A model is presented that explains the "flat-spot" (FS) power loss phenomenon observed in silicon solar cells operating deep space (low temperature, low intensity) conditions. Evidence is presented suggesting that the effect is due to localized metallurgical interactions between the silicon substrate and the contact metallization. These reactions are shown to result in localized regions in which the PN junction is destroyed and replaced with a metal-semiconductor-like interface. The effects of thermal treatment, crystallographic orientation, junction depth, and metallurization are presented along with a method of preventing the effect through the suppression of vacancy formation at the free surface of the contact metallization. Preliminary data indicating the effectiveness of a TiN diffusion barrier in preventing the effect are also given.
A model is presented that explains the 'flat-spot' power-loss phenomenon observed in silicon solar cells operating under deep space (low temperature, low intensity) conditions. Evidence is presented suggesting that the effect is due to localized metallurgical interactions between the silicon substrate and the contact metallization. These reactions are shown to result in localized regions in which the PN junction is destroyed and replaced with a metal-semiconductor-like interface. The effects of thermal treatment, crystallographic orientation, junction depth, and metallization are presented along with a method of preventing the effect through the suppression of vacancy formation at the free surface of the contact metallization. Preliminary data indicating the effectiveness of a TiN diffusion barrier in preventing the effect are also given.