SEARCH · Search NASA
Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.
Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.
This paper describes the technology, design, simulation, and evaluation for improvement of the Single Event Phenomena (SEP) hardness of gate-array and SRAM cells. Through the use of design and processing techniques, it is possible to achieve an SEP error rate less than 1.0 x 10(exp -10) errors/bit-day for a 9O percent worst-case geosynchronous orbit environment.
The increasingly higher number of transistors possible in VLSI circuits compounds the difficulty in insuring correct designs. As the number of possible test cases required to exhaustively simulate a circuit design explodes, a better method is required to confirm the absence of design faults. Formal verification methods provide a way to prove, using logic, that a circuit structure correctly implements its specification. Before verification is accepted by VLSI design engineers, the stand alone verification tools that are in use in the research community must be integrated with the CAD tools used by the designers. One problem facing the acceptance of formal verification into circuit design methodology is that the structural circuit descriptions used by the designers are not appropriate for verification work and those required for verification lack some of the features needed for design. We offer a solution to this dilemma: an automatic translation from the designers' HDL models into definitions for the higher-ordered logic (HOL) verification system. The translated definitions become the low level basis of circuit verification which in turn increases the designer's confidence in the correctness of higher level behavioral models.
Numerical simulations of the two-dimensional temperature distributions for a typical GaAs MMIC circuit are conducted, aiming at understanding the heat conduction process of the circuit chip and providing temperature information for device reliability analysis. The method used is to solve the two-dimensional heat conduction equation with a control-volume-based finite difference scheme. In particular, the effects of the power dissipation and the ambient temperature are examined, and the criterion for the worst operating environment is discussed in terms of the allowed highest device junction temperature.
We used large format Li-ion cells to study the mechanical responses of single cells of thickness 6.5 mm and stacks of three cells under compressive loading. We carried out various sequences of increasing depth indentations using a 1.0 inch (25.4 mm) diameter steel ball with steel plate as a rigid support surface. The indentation depths were between 0.025 and 0.250 with main indentation increments tests of 0.025 steps. Increment steps of 0.100 and 0.005 were used to pinpoint the onset of internal-short that occurred between 0.245 and 0.250 . The indented cells were disassembled and inspected for internal damage. Load vs. time curves were compared with the developed computer models. Separator thinning leading to the short circuit was simulated using both isotropic and anisotropic mechanical properties. This study show that separators behave differently when tested as a single layer vs. a stack in a typical pouch cell. The collective responses of the multiple layers must be taken into account in failure analysis. A model that resolves the details of the individual internal cell components was able to simulate the internal deformation of the large format cells and the onset of failure assumed to coincide with the onset of internal short circuit.
The Xyce Parallel Electronic Simulator simulates electronic circuit behavior in DC, AC, HB, MPDE and transient mode using standard analog (DAE) and/or device (PDE) device models including several age and radiation aware devices. It supports a variety of computing platforms (both serial and parallel) computers. Lastly, it uses a variety of modern solution algorithms dynamic parallel load-balancing and iterative solvers.! ! Xyce is primarily used to simulate the voltage and current behavior of a circuit network (a network of electronic devices connected via a conductive network). As a tool, it is mainly used for the design and analysis of electronic circuits.! ! Kirchoff's conservation laws are enforced over a network using modified nodal analysis. This results in a set of differential algebraic equations (DAEs). The resulting nonlinear problem is solved iteratively using a fully coupled Newton method, which in turn results in a linear system that is solved by either a standard sparse-direct solver or iteratively using Trilinos linear solver packages, also developed at Sandia National Laboratories.
The Xyce Parallel Electronic Simulator simulates electronic circuit behavior in DC, AC, HB, MPDE and transient mode using standard analog (DAE) and/or device (PDE) device models including several age and radiation aware devices. It supports a variety of computing platforms (both serial and parallel) computers. Lastly, it uses a variety of modern solution algorithms dynamic parallel load-balancing and iterative solvers.! ! Xyce is primarily used to simulate the voltage and current behavior of a circuit network (a network of electronic devices connected via a conductive network). As a tool, it is mainly used for the design and analysis of electronic circuits.! ! Kirchoff's conservation laws are enforced over a network using modified nodal analysis. This results in a set of differential algebraic equations (DAEs). The resulting nonlinear problem is solved iteratively using a fully coupled Newton method, which in turn results in a linear system that is solved by either a standard sparse-direct solver or iteratively using Trilinos linear solver packages, also developed at Sandia National Laboratories.
The Xyce Parallel Electronic Simulator simulates electronic circuit behavior in DC, AC, HB, MPDE and transient mode using standard analog (DAE) and/or device (PDE) device models including several age and radiation aware devices. It supports a variety of computing platforms (both serial and parallel) computers. Lastly, it uses a variety of modern solution algorithms dynamic parallel load-balancing and iterative solvers.! ! Xyce is primarily used to simulate the voltage and current behavior of a circuit network (a network of electronic devices connected via a conductive network). As a tool, it is mainly used for the design and analysis of electronic circuits.! ! Kirchoff's conservation laws are enforced over a network using modified nodal analysis. This results in a set of differential algebraic equations (DAEs). The resulting nonlinear problem is solved iteratively using a fully coupled Newton method, which in turn results in a linear system that is solved by either a standard sparse-direct solver or iteratively using Trilinos linear solver packages, also developed at Sandia National Laboratories.
This paper proposes a novel approach for generating multi-scroll chaotic attractors in multi-directions for fractional-order (FO) systems. The stair nonlinear function series and the saturated nonlinear function are combined to extend equilibrium points with index 2 in a new FO linear system. With the help of stability theory of FO systems, stability of its equilibrium points is analyzed, and the chaotic behaviors are validated through phase portraits, Lyapunov exponents, and Poincaré section. Choosing the order 0.96 as an example, a circuit for generating 2-D grid multiscroll chaotic attractors is designed, and 2-D 9 × 9 grid FO attractors are observed at most. Numerical simulations and circuit experimental results show that the method is feasible and the designed circuit is correct.
Thermal runaway (TR) modeling is one of the primary tools that can be used to overcome challenges associated with lithium-ion battery (LIB) safety. Among all LIB accidents that have occurred over the past decade, Internal Short Circuit (ISC) remains the most common trigger mechanism. Many available models in the literature either use a simplified approach to simulate ISC or completely ignore its contribution. The aim of this study is to understand the nature of the heat released for different types of ISC scenarios, including aluminum-anode, anode–cathode, and copper-cathode ISC. We study ISC behavior using a coupled electrochemical–thermal model with an integrated TR chemical kinetics solver built in the COMSOL Multiphysics framework. The time duration of heat release and the magnitude of the peak ISC current are studied as functions of parameters such as the size of the penetrating filament and the capacity of the cell. The numerical results are used to build an empirical model validated against the published experimental TR propagation data. Our model can be successfully used as a viable low-cost substitute in lower order (lumped) TR simulations to enable TR prevention and mitigation.
Closed circuit television visual simulation applied to studying problems related to control, performance, and stability in aircraft landing and takeoff
Two versions of a current driver for single-turn, single-use 1-cm diameter magnetic field coils have been built and tested at the Sandia National Laboratories for use with cluster fusion experiments at the University of Texas in Austin. These coils are used to provide axial magnetic fields to slow radial loss of electrons from laser-produced deuterium plasmas. Typical peak field strength achievable for the two-capacitor system is 50 T, and 200 T for the ten-capacitor system. Current rise time for both systems is about 1.7 {mu}s, with peak current of 500 kA and 2 MA, respectively. Because the coil must be brought to the laser, the driver needs to be portable and drive currents in vacuum. The drivers are complete but laser-plasma experiments are still in progress. Therefore, in this report, we focus on system design, initial tests, and performance characteristics of the two-capacitor and ten-capacitors systems. The questions of whether a 200 T magnetic field can retard the breakup of a cluster-fusion plasma, and whether this field can enhance neutron production have not yet been answered. However, tools have been developed that will enable producing the magnetic fields needed to answer these questions. These are a two-capacitor, 400-kA system that was delivered to the University of Texas in 2010, and a 2-MA ten-capacitor system delivered this year. The first system allowed initial testing, and the second system will be able to produce the 200 T magnetic fields needed for cluster fusion experiments with a petawatt laser. The prototype 400-kA magnetic field driver system was designed and built to test the design concept for the system, and to verify that a portable driver system could be built that delivers current to a magnetic field coil in vacuum. This system was built copying a design from a fixed-facility, high-field machine at LANL, but made to be portable and to use a Z-machine-like vacuum insulator and vacuum transmission line. This system was sent to the University of Texas in Austin where magnetic fields up to 50 T have been produced in vacuum. Peak charge voltage and current for this system have been 100 kV and 490 kA. It was used this last year to verify injection of deuterium and surrogate clusters into these small, single-turn coils without shorting the coil. Initial test confirmed the need to insulate the inner surface of the coil, which requires that the clusters must be injected through small holes in an insulator. Tests with a low power laser confirmed that it is possible to inject clusters into the magnetic field coils through these holes without destroying the clusters. The university team also learned the necessity of maintaining good vacuum to avoid insulator, transmission line, and coil shorting. A 200-T, 2 MA system was also constructed using the experience from the first design to make the pulsed-power system more robust. This machine is a copy of the prototype design, but with ten 100-kV capacitors versus the two used in the prototype. It has additional inductance in the switch/capacitor unit to avoid breakdown seen in the prototype design. It also has slightly more inductance at the cable connection to the vacuum chamber. With this design we have been able to demonstrate 1 MA current into a 1 cm diameter coil with the vacuum chamber at air pressure. Circuit code simulations, including the additional inductance with the new design, agree well with the measured current at a charge voltage of 40 kV with a short circuit load, and at 50 kV with a coil. The code also predicts that with a charge voltage of 97 kV we will be able to get 2 MA into a 1 cm diameter coil, which will be sufficient for 200 T fields. Smaller diameter or multiple-turn coils will be able to achieve even higher fields, or be able to achieve 200-T fields with lower charge voltage. Work is now proceeding at the university under separate funding to verify operation at the 2-MA level, and to address issues of debris mitigation, measurement of the magnetic field, and operation in vacuum. We anticipate operation at full current with single-turn, magnetic field coils this fall, with 200 T experiments on the Texas Petawatt laser in the spring of 2012.
Because of the difficulty, hazard, and cost of simulating full-scale lightning currents on flight vehicles, a nondestructive test technique using reduced-scale lightning currents was used to determine if threat level voltages will be induced into aircraft electrical circuits in the event the aircraft is actually struck by lightning. The reasoning and theory of selecting a particular simulated lightning waveshape and magnitude is given, showing that extrapolation of induced waveforms over several orders of magnitude should be avoided. The operation of high-current transient generators and hardware are described along with typical applications. The means by which voltages were generated, induced, and measured, as well as possible sources of error, are discussed.
The current phase of quantum computing is in the Noisy Intermediate-Scale Quantum (NISQ) era. On NISQ devices, two-qubit gates such as CNOTs are much noisier than single-qubit gates, so it is essential to minimize their count. Quantum circuit synthesis is a process of decomposing an arbitrary unitary into a sequence of quantum gates, and can be used as an optimization tool to produce shorter circuits to improve overall circuit fidelity. However, the time-to-solution of synthesis grows exponentially with the number of qubits. As a result, synthesis is intractable for circuits on a large qubit scale. In this paper, we propose a hierarchical, block-by-block opti-mization framework, QGo, for quantum circuit optimization. Our approach allows an exponential cost optimization to scale to large circuits. QGo uses a combination of partitioning and synthesis: 1) partition the circuit into a sequence of independent circuit blocks; 2) re-generate and optimize each block using quantum synthesis; and 3) re-compose the final circuit by stitching all the blocks together. We perform our analysis and show the fidelity improvements in three different regimes: small-size circuits on real devices, medium-size circuits on noisy simulations, and large-size circuits on analytical models. Our technique can be applied after existing optimizations to achieve higher circuit fidelity. Further, using a set of NISQ benchmarks, we show that QGo can reduce the number of CNOT gates by 29.9% on average and up to 50% when compared with industrial compiler optimizations such as t|ket). When executed on the IBM Athens system, shorter depth leads to higher circuit fidelity. We also demonstrate the scalability of our QGo technique to optimize circuits of 60+ qubits, Our technique is the first demonstration of successfully employing and scaling synthesis in the compilation tool chain for large circuits. Overall, our approach is robust for direct incorporation in production compiler toolchains to further improve the circuit fidelity.
For my project I have selected to research and design a high current pulse system, which will be externally triggered from a 5V pulse. The research will be conducted in the region of paralleling the solid state switches for a higher current output, as well as to see if there will be any other advantages in doing so. The end use of the paralleled solid state switches will be used on a Capacitive Discharge Unit (CDU). For the first part of my project, I have set my focus on the design of the circuit, selection of components, and simulation of the circuit.
Abstract Simulation of the dynamics of quantum materials is emerging as a promising scientific application for noisy intermediate-scale quantum (NISQ) computers. Due to their high gate-error rates and short decoherence times, however, NISQ computers can only produce high-fidelity results for those quantum circuits smaller than some given circuit size. Dynamic simulations, therefore, pose a challenge as current algorithms produce circuits that grow in size with each subsequent time-step of the simulation. This underscores the crucial role of quantum circuit compilers to produce executable quantum circuits of minimal size, thereby maximizing the range of physical phenomena that can be studied within the NISQ fidelity budget. Here, we present two domain-specific (DS) quantum circuit compilers for the Rigetti and IBM quantum computers, specifically designed to compile circuits simulating dynamics under a special class of time-dependent Hamiltonians. The compilers outperform state-of-the-art general-purpose compilers in terms of circuit size reduction by around 25%–30% as well as wall-clock compilation time by around 40% (dependent on system size and simulation time-step). Drawing on heuristic techniques commonly used in artificial intelligence, both compilers scale well with simulation time-step and system size. Code for both compilers is open-source and packaged into a full-stack quantum simulation software with tutorials included for ease of use for future researchers wishing to perform dynamic simulations of quantum materials on quantum computers. As our DS compilers provide significant improvements in both compilation time and simulation fidelity, they provide a building block for accelerating progress toward physical quantum supremacy.
Molecular noise in gene regulatory networks has two intrinsic components, one part being due to fluctuations caused by the birth and death of protein or mRNA molecules which are often present in small numbers and the other part arising from gene state switching, a single molecule event. Stochastic dynamics of gene regulatory circuits appears to be largely responsible for bifurcations into a set of multi-attractor states that encode different cell phenotypes. The interplay of dichotomous single molecule gene noise with the nonlinear architecture of genetic networks generates rich and complex phenomena. In this paper, we elaborate on an approximate framework that leads to simple hybrid multi-scale schemes well suited for the quantitative exploration of the steady state properties of large-scale cellular genetic circuits. Through a path sum based analysis of trajectory statistics, we elucidate the connection of these hybrid schemes to the underlying master equation and provide a rigorous justification for using dichotomous noise based models to study genetic networks. Numerical simulations of circuit models reveal that the contribution of the genetic noise of single molecule origin to the total noise is significant for a wide range of kinetic regimes.
Radiation-hard high-voltage vertical GaN p-n diodes are being developed for use in power electronics subjected to ionizing radiation. Here, we present a comparison of the measured and simulated photocurrent response of diodes exposed to ionizing irradiation with 70 keV and 20 MeV electrons at dose rates in the range of 1.4x10 7 - 5.0x10 8 rad(GaN)/s. The simulations correctly predict the trend in measured steady-state photocurrent and agree with experimental results within a factor of 2. Furthermore, simulations of the transient photocurrent response to dose rates with uniform and non-uniform ionization depth profiles uncover the physical processes involved that cannot be otherwise experimentally observed due to orders of magnitude larger RC time constant of the test circuit. The simulations were performed using an Exploratory Physics Development code developed at Sandia National Laboratories. The code offers the capability to include defect physics under more general conditions, not included in commercially available software packages, extending the applicability of the simulations to different types of radiation environments.
Explore the source record for details and available documents.