Search NASASearch

SEARCH · Search NASA

Results for “PIND”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

24 records · Page 2

Microcircuit-cleaning machine

Circuit shaker removes loose particles from hybrid microcircuit packages. Machine can reduce rejections from particle impact noise determination (PIND) tests to less than 7 percent. Shaker is easily constructed and could be manufactured for distribution as kit.

Robinson, W. W.

Coatings for hybrid microcircuits

Silicone or parylene coatings protect circuits from damage by battery of military standard tests. PIND (Partical Impact Noise Detection) test proved unreliable in predicting failure for either coated or uncoated circuits.

Kinser, D. L.

Acoustic Diagnosis Of Faulty Dynamic-Pressure Sensors

New use for particle-impact-noise detector found. Dynamic-pressure sensors and accelerometers that tend to produce spurious readings identified with help of particle-impact-noise detector, PIND.

Willis, Martha P.

Analysis of a Memory Device Failure

The recent failure of a vintage memory device presented a unique challenge to failure analysts. Normally device layouts, fabrication parameters and other technical information were available to assist the analyst in the analysis. However, this device was out of production for many years and the manufacturer was no longer in business, so the information was not available. To further complicate this analysis, the package leads were all but removed making additional electrical testing difficult. Under these conditions, new and innovative methods were used to analyze the failure. The external visual exam, radiography, PIND, and leak testing were performed with nominal results. Since electrical testing was precluded by the short lead lengths, the device was delidded to expose the internal structures for microscopic examination. No failure mechanism was identified. The available electrical data suggested an ESD or low level EOS type mechanism which left no visible surface damage. Due to parallel electrical paths, electrical probing on the chip failed to locate the failure site. Two non-destructive Scanning Electron Microscopy techniques, CIVA (Charge Induced Voltage Alteration) and EBIC (Electron Beam Induced Current), and a liquid crystal decoration technique which detects localized heating were employed to aid in the analysis. CIVA and EBIC isolated two faults in the input circuitry, and the liquid crystal technique further localized two hot spots in regions on two input gates. Removal of the glassivation and metallization revealed multiple failure sites located in the gate oxide of two input transistors suggesting machine (testing) induced damage.

Nicolas, David P.