An investigation of a varactor-diode modulator Technical report no. 3
Low frequency modulator design using single varactor diode as switching element
SEARCH · Search NASA
Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.
Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.
Low frequency modulator design using single varactor diode as switching element
Modified series model for abrupt-junction varactor diode used as harmonic frequency doubler
Frequency doubler using two-diode varactor array to obtain double output power
Design parameters and performance characteristics for overdriven varactor upper sideband upconverter /USBUC/
The back-to-back barrier-N-N(+) (bbBNN) varactor is a nonlinear device being developed for frequency multiplier applications above 100 GHz. Its symmetrical C-V characteristic, low series resistance, freedom from external bias and suitability to planarization make it an ideal choice for high frequency, low power, odd harmonic generation. In this paper, the performance of a 220-GHz waveguide tripler using, for the first time, a planar GaAs bbBNN device integrated on a quartz microstrip circuit is presented. A new split-waveguide block design has been employed to provide the proper embedding impedances to the device at the input and third harmonic output frequencies. A flange-to-flange tripling efficiency of 7% has been obtained at 220 GHz with an output power in excess of 700 mu W. This is believed to be the highest conversion efficiency yet reported for a tripler with an integrated device at this frequency. Theoretical calculations indicate that substantial improvement is possible with modest changes to the device and circuit parameters.
Microwave power generation using arrays of varactor diodes, noting distributed heat sources and technique for preventing spurious parametric oscillations
Parametric oscillations of nonoverdriven abrupt junction varactor doubler
Microwave power generation using arrays of varactor diodes, noting distributed heat sources and technique for preventing spurious parametric oscillations
Quasi-optical circuit techniques in varactor multipliers
Quasi-optical circuit techniques in varactor multipliers
Narrow bandwidth FM signal distortion during multiplication in lossless varactor multiplier calculated, using equivalent circuit of frequency doubler
Triplexer for third harmonic varactor multiplier
Multiple varactor for generating high frequencies with high power and high conversion efficiency
A noncryogenic, S-band parametric amplifier operating in the 2.2 to 2.3 GHz band and having an average input noise temperature of less than 30 K was built and tested. The parametric amplifier module occupies a volume of less than 1-1/4 cubic feet and weighs less than 60 pounds. The module is designed for use in various NASA ground stations to replace larger, more complex cryogenic units which require considerably more maintenance because of the cryogenic refrigeration system employed. The amplifier can be located up to 15 feet from the power supply unit. Optimum performance was achieved through the use of high-quality unpackaged (chip) varactors in the amplifier design.
Barrier/n/n+ (BNN+) varactor diodes developed as frequency multipliers at millimeter and submillimeter wavelengths. Devices required to serve as frequency triplers or quintuplers to provide powers of order of milliwatts at frequencies from 0.1 THz to about 1 THz. Feature Mott or heterojunction barriers and back-to-back diode configuration, which make it possible to obtain symmetrical capacitance-versus-voltage characteristics with high ratio between maximum and minimum capacitances. Extension of barrier/intrinsic/n+ (BIN+) concept described in "BIN Diode for Submillimeter Wavelengths" (NPO-17258).
From I-V measurements on Single Barrier Varactors (SBV) at different temperatures we concluded that thermionic emission across the barrier of the actual device is mainly due to transport through the X band. The same structure was also modeled with a one-dimensional drift-diffusion model, including a 'boundary condition' for thermionic emission across the heterojunction interface. By including thermionic field emission through the top of the triangular barrier of a biased diode and the effect of a non-abrupt interface at the heterojunction, we obtained good agreement between the modeled and measured I-V characteristics.
SBV (Single Barrier Varactor) diodes have been proposed as alternatives to Schottky barrier diodes for harmonic multiplier applications. However, these show a higher current than expected. The excess current is due to X valley transport in the barrier. We present experimental results showing that the use of a superlattice barrier and doping spikes in the GaAs depletion regions on either side of the barrier can reduce the excess current and improve the control of the capacitance vs. voltage characteristic. The experimental results consist of data taken from two types of device structures. The first test structure was used to study the performance of AlAs/GaAs superlattice barriers. The wafer was fabricated into 90 micron diameter mesa diodes and the resulting current vs. voltage characteristics were measured. A 10 period superlattice structure with a total thickness of approximately 400 A worked well as an electron barrier. The structure had a current density of about one A/sq cm at one volt at room temperature. The capacitance variation of these structures was small because of the design of the GaAs cladding layers. The second test structure was used to study cladding layer designs. These wafers were InGaAs and InAlAs layers lattice matched to an InP substrate. The layers have n(+) doping spikes near the barrier to increase the zero bias capacitance and control the shape of the capacitance vs. voltage characteristic. These structures have a capacitance ratio of 5:1 and an abrupt change from maximum to minimum capacitance. The measurements were made at 80 K. Based on the information obtained from these two structures, we have designed a structure that combines the low current density barrier with the improved cladding layers. The capacitance and current-voltage characteristics from this structure are presented.