Search NASA⌕ Search

SEARCH · Search NASA

Results for “DIGITAL INTEGRATORS”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 127 records · Page 7
All sourcesNASA NTRSDOE OSTI
NASA NTRS2003

Frequency Reuse, Cell Separation, and Capacity Analysis of VHF Digital Link Mode 3 TDMA

The most recent studies by the Federal Aviation Administration (FAA) and the aviation industry have indicated that it has become increasingly difficult to make new VHF frequency or channel assignments to meet the aviation needs for air-ground communications. FAA has planned for several aggressive improvement measures to the existing systems, but these measures would not meet the projected voice communications needs beyond 2009. FAA found that since 1974 there has been, on the average, a 4 percent annual increase in the number of channel assignments needed to satisfy the air-ground communication traffic (approximately 300 new channel assignments per year). With the planned improvement measures, the channel assignments are expected to reach a maximum number of 16615 channels by about 2010. Hence, the FAA proposed the use of VDL Mode 3 as a new integrated digital voice and data communications systems to meet the future air traffic demand. This paper presents analytical results of frequency reuse; cell separation and capacity estimation of VDL Mode 3 TDMA systems that FAA has planned to implement the future VHF air-ground communications system by the year 2010. For TDMA, it is well understood that the frequency reuse factor is a crucial parameter for capacity estimation. Formulation of this frequency reuse factor is shown, taking into account the limitation imposed by the requirement to have a sufficient Signal to Co-Channel Interference Ratio. Several different values for the Signal to Co-Channel Interference Ratio were utilized corresponding to the current analog VHF DSB-AM systems, and the future digital VDL Mode 3. The required separation of Co-Channel cells is computed for most of the Frequency Protected Service Volumes (FPSV's) currently in use by the FAA. Additionally, the ideal cell capacity for each FPSV is presented. Also, using actual traffic for the Detroit air space, a FPSV traffic distribution model is used to generate a typical cell for channel capacity prediction. Such prediction is useful for evaluating the improvement of future VDL Mode 3 deployment and capacity planning.

Shamma, Mohammed A.↗
NASA NTRS1995

Performance seeking control excitation mode

Flight testing of the performance seeking control (PSC) excitation mode was successfully completed at NASA Dryden on the F-15 highly integrated digital electronic control (HIDEC) aircraft. Although the excitation mode was not one of the original objectives of the PSC program, it was rapidly prototyped and implemented into the architecture of the PSC algorithm, allowing valuable and timely research data to be gathered. The primary flight test objective was to investigate the feasibility of a future measurement-based performance optimization algorithm. This future algorithm, called AdAPT, which stands for adaptive aircraft performance technology, generates and applies excitation inputs to selected control effectors. Fourier transformations are used to convert measured response and control effector data into frequency domain models which are mapped into state space models using multiterm frequency matching. Formal optimization principles are applied to produce an integrated, performance optimal effector suite. The key technical challenge of the measurement-based approach is the identification of the gradient of the performance index to the selected control effector. This concern was addressed by the excitation mode flight test. The AdAPT feasibility study utilized the PSC excitation mode to apply separate sinusoidal excitation trims to the controls - one aircraft, inlet first ramp (cowl), and one engine, throat area. Aircraft control and response data were recorded using on-board instrumentation and analyzed post-flight. Sensor noise characteristics, axial acceleration performance gradients, and repeatability were determined. Results were compared to pilot comments to assess the ride quality. Flight test results indicate that performance gradients were identified at all flight conditions, sensor noise levels were acceptable at the frequencies of interest, and excitations were generally not sensed by the pilot.

Schkolnik, Gerard↗
NASA NTRS2000

Digital Channel Simulator Developed and Tested

The Digital Channel Simulator (DCS) is a real-time test set developed in-house by the NASA Glenn Research Center at Lewis Field that simulates the characteristics of the modulator, demodulator, and transmission medium in a typical communications system to enable controlled laboratory testing of codec pairs. The DCS can support data rates up to 100 megasymbols per second (Msymbols/sec) with symbol sizes up to 10 bits and is compatible with both TTL (transistor transistor logic) and ECL (emitter coupled logic) interfaces. Because of its use of digital integrated circuits (IC's), the DCS offers the user accurate and repeatable testing while maintaining a simple reconfiguration of the modulation scheme and noise characteristics. The PC-based graphical user interface (GUI) assures user friendly operation for configuring, controlling, and monitoring the DCS and system during tests. In a typical communications system, the modulator places a symbol in constellation space and puts it on a carrier to be sent to the demodulator. Because of noise on the channel, the I and Q position in constellation space cannot be recovered exactly, and the received coordinates shift. To mimic this process in the laboratory, the DCS uses a mapper to place the symbol in constellation space. It simulates the shift in coordinates by digitally adding "noise" to the I and Q values. The mapper and noise source are implemented in lookup tables. Modulation schemes and noise characteristics are set by the values loaded in these tables. The mapper also has a pass-through mode to facilitate modulator testing, allowing noise to be added to 8-bit I and Q values of modulated data without a second mapping. To achieve high symbol rates, eight processing circuits are placed in parallel between an ECL demultiplexer and multiplexer. A graphical user interface was developed to calculate, load, and verify the values for the lookup tables. This interface can also be used to debug and verify proper operation of the channel simulator or to control an experiment. Operation of the DCS has been verified through three tests: a low-speed comprehensive system test, a high-speed (20 Msymbols/sec) test of the TTL interface, and a high-speed (100 Msymbols/sec) test of the ECL interface. The DCS is now ready for use by NASA and external customers.

Bizon, Thomas P.↗
NASA NTRS1972

Hybrid circuit modules for motor commutation and control

Thick film hybrid techniques are used to develop circuitry for a brushless dc motor commutator. The power commutator contains the driving circuit and an amplifier that controls the armature current. A position decoder contains digital integrated circuits which receive the signals from the armature position sensors and generate the driving signals for the power commutator in the proper sequence. These units drive motors with stall currents up to about 400 mA.

Dekramer, C.↗
NASA NTRS1972

Development of STOLAND, a versatile navigation, guidance and control system

STOLAND has been developed to perform navigation, guidance, control, and flight management experiments in advanced V/STOL aircraft. The experiments have broad requirements and have dictated that STOLAND be capable of providing performance that would be realistic and equivalent to a wide range of current and future avionics systems. An integrated digital concept using modern avionics components was selected as the simplest approach to maximizing versatility and growth potential. Unique flexibility has been obtained by use of a single, general-purpose digital computer for all navigation, guidance, control, and displays computation.

Young, L. S.↗
NASA NTRS1972

The adaptation of diastereomeric S-prolyl dipeptide derivatives to the quantitative estimation of R- and S-leucine enantiomers.

Description of methods developed for the preparation of N-TFA-S(-)prolyl chloride and for synthesizing from it N-TFA-S-prolyl(and S)-leucine methyl ester diastereomers without detectible racemization. These diastereomers prepared by these methods were subjected to GC analyses under conditions permitting baseline separation of two diastereomeric peaks, while peak areas were measured with an electronic digital integrator. Under these conditions, it was found that the known enantiomeric compositions could be duplicated experimentally to an absolute error of only 0.0 to 0.6% over the entire composition range.

Bonner, W. A.↗
NASA NTRS1972

A very high speed hard decision sequential decoder.

Description of a 40-megabit-per-second hard decision sequential decoder which employs the fastest commercially available digital integrated circuits - MECL III. With this decoder an internal computational rate of 70,000,000 computations per second has been achieved. The computational efficiency of the decoding algorithm has been improved by incorporating two modifications to the Fano algorithm - namely, 'double quick threshold loosening' and 'diagonal steps.' On the basis of preliminary results, an output error rate of 0.00001 can be achieved with E sub b/N sub zero less than 5.4 dB at data rates up to 40 megabits per second. The very high internal operating speed of the decoder represents a factor of five increase in speed over any previous sequential decoder.

Gilhousen, K. S.↗
NASA NTRS1972

A very high speed hard decision sequential decoder.

Description of a 40-Mbps hard-decision sequential decoder for high-data-rate coding systems for earth-orbiting space missions with power-limited links. A prototype decoder has been designed and fabricated using the fastest commercially available digital integrated circuits, MECL III. Thus far, an internal computational rate of 70 million computations per second has been achieved. Computational efficiency of the decoding algorithm was greatly improved by incorporating two modifications to the Fano algorithm - 'double quick threshold loosening' and 'diagonal steps.' Preliminary results indicate that an output error rate of 0.00001 can be achieved with E sub b/N sub zero less than 5.4 dB at data rates up to 40 Mbps. At lower data rates, even less signal energy is required. This decoder is believed to be at least five times faster than any previous sequential decoder.

Gilhousen, K. S.↗
NASA NTRS1974

Nonlinear parameter identification: Ballistic range experience applicable to flight testing

The parameter identification scheme being used is a differential correction least squares procedure (Gauss-Newton method). The position, orientation, and derivatives of these quantities with respect to the parameters of interest (i.e., sensitivity coefficients) are determined by digital integration of the equations of motion and the parametric differential equations. The application of this technique to three vastly different sets of data is used to illustrate the versatility of the method and to indicate some of the problems that still remain.

Chapman, G.↗
NASA NTRS1975

Low speed phaselock speed control system

A motor speed control system for an electronically commutated brushless dc motor is provided which includes a phaselock loop with bidirectional torque control for locking the frequency output of a high density encoder, responsive to actual speed conditions, to a reference frequency signal, corresponding to the desired speed. The system includes a phase comparator, which produces an output in accordance with the difference in phase between the reference and encoder frequency signals, and an integrator-digital-to-analog converter unit, which converts the comparator output into an analog error signal voltage. Compensation circuitry, including a biasing means, is provided to convert the analog error signal voltage to a bidirectional error signal voltage which is utilized by an absolute value amplifier, rotational decoder, power amplifier-commutators, and an arrangement of commutation circuitry.

Fulcher, R. W.↗
NASA NTRS1975

The 4D area navigation system description and flight test results

A 4D area navigation system was designed to guide aircraft along a prespecified flight path (reference path) such that the aircraft would arrive at the approach gate at a time specified by the ATC controller. Key components to achieve this requirement were: (1) stored reference trajectories; (2) a continuously recomputed capture trajectory to a selected waypoint on the reference trajectory so as to achieve the desired time of arrival; (3) electronic situation displays; and (4) a control system to follow the overall trajectory in space and time. The system was implemented in a digital integrated avionics system (STOLAND) installed on a CV-340 airplane. Although the 4D system was designed primarily for automatic operation, it was flight tested in a flight director mode (the pilot follows the flight director commands), because the CV-340 autopilot servos were not tied to the avionics system. The flight test showed that, even in the flight director mode, the pilot did achieve the objectives of path tracking and time of arrival control with only moderate workload. The system also permitted controlled delay of the time of arrival by path stretching, which takes advantage of the continuously changing capture trajectory to predict the time of arrival. Simulations in the automatic and manual modes were used to complement the flight data.

Lee, H. Q.↗
NASA NTRS1974

Man machine interactive imaging and data processing using high speed digital mass storage

Attention is given to general questions regarding television systems, aspects of image distortion in TV systems, approaches of image restoration, noise limitations, and the digital image integrator. The digital image recorder has been built around a high-speed digital memory system. It is shown that television systems can be used to augment man's capabilities in the control loop of remote manipulation systems.

Alsberg, H.↗
NASA NTRS1975

New capabilities for the Wallops Island SPANDAR

Systems incorporated into the SPANDAR to increase spatial resolution and data processing capabilities are described. They include a minicomputer that performs real-time formatting of video data, rapid antenna scan control, and control of a digital integrator; a frequency diversity technique for faster accumulation of independent video samples; the on-line calibration system for insertion of high and low calibration signals during every PRF interval; and utilization of a large capacity, high speed computer. The resultant data will be used to create statistical thunderstorm models for designing microwave communications systems.

Kropfli, R. A.↗
NASA NTRS1975

Non-numeric computation for high eccentricity orbits

Geocentric orbits of large eccentricity (e = 0.9 to 0.95) are significantly perturbed in cislunar space by the sun and moon. The time-history of the height of perigee, subsequent to launch, is particularly critical. The determination of 'launch windows' is mostly concerned with preventing the height of perigee from falling below its low initial value before the mission lifetime has elapsed. Between the extremes of high accuracy digital integration of the equations of motion and of using an approximate, but very fast, stability criteria method, this paper is concerned with the developement of a method of intermediate complexity using non-numeric computation. The computer is used as the theory generator to generalize Lidov's theory using six osculating elements. Symbolic integration is completely automatized and the output is a set of condensed formulae well suited for repeated applications in launch window analysis. Examples of applications are given.

Sridharan, R.↗
NASA NTRS1976

Interactive imaging and data processing

Image processing method is capable of contrast enhancement, noise filtering, and photometric distortion removal in near real time. System uses digital image integration and digital video recorder as image buffer. Each frame of data is entered into memory; registers provide readout of stored TV frame.

Alsberg, H.↗
NASA NTRS1977

Solid-state RF switch

Consisting of NAND gates, switch can be expanded to multipole input and can switch at frequencies up to 30MHz. Device uses digital integrated circuits to provide isolation between inputs and between input and output ports.

Hanna, M. F.↗
NASA NTRS1977

Open-loop digital frequency multiplier

Monostable multivibrator is implemented by using digital integrated circuits where multiplier constant is too large for conventional phase-locked-loop integrated circuit. A 400 Hz clock is generated by divide-by-N counter from 1 Hz timing reference.

Moore, R. C.↗