Search NASA⌕ Search

SEARCH · Search NASA

Results for “SPICE”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 127 records · Page 7

A design framework for teleoperators with kinesthetic feedback

The application of a hybrid two-port model to teleoperators with force and velocity sensing at the master and slave is presented. The interfaces between human operator and master, and between environment and slave, are ports through which the teleoperator is designed to exchange energy between the operator and the environment. By computing or measuring the input-output properties of this two-port network, the hybrid two-port model of an actual or simulated teleoperator system can be obtained. It is shown that the hybrid model (as opposed to other two-port forms) leads to an intuitive representation of ideal teleoperator performace and applies to several teleoperator architectures. Thus measured values of the h matrix or values computed from a simulation can be used to compare performance with th ideal. The frequency-dependent h matrix is computed from a detailed SPICE model of an actual system, and the method is applied to a proposed architecture.

Hannaford, Blake↗

Calculating Second-Order Effects in MOSFET's

Collection of mathematical models includes second-order effects in n-channel, enhancement-mode, metal-oxide-semiconductor field-effect transistors (MOSFET's). When dimensions of circuit elements relatively large, effects neglected safely. However, as very-large-scale integration of microelectronic circuits leads to MOSFET's shorter or narrower than 2 micrometer, effects become significant in design and operation. Such computer programs as widely-used "Simulation Program With Integrated Circuit Emphasis, Version 2" (SPICE 2) include many of these effects. In second-order models of n-channel, enhancement-mode MOSFET, first-order gate-depletion region diminished by triangular-cross-section deletions on end and augmented by circular-wedge-cross-section bulges on sides.

Benumof, Reuben↗

Alpha-particle sensitive test SRAMs

A bench-level test is being developed to evaluate memory-cell upsets in a test SRAM designed with a cell offset voltage. This offset voltage controls the critical charge needed to upset the cell. The effect is demonstrated using a specially designed 2-micron n-well CMOS 4-kb test SRAM and a Po-208 5.1-MeV 0.61-LET alpha-particle source. This test SRAM has been made sensitive to alpha particles through the use of a cell offset voltage, and this has allowed a bench-level characterization in a laboratory setting. The experimental data are linked to a alpha-particle interaction physics and to SPICE circuit simulations through the alpha-particle collection depth. The collection depth is determined by two methods and found to be about 7 micron. In addition, alpha particles that struck outside the bloated drain were able to flip the SRAM cells. This lateral charge collection was observed to be more than 6 micron.

Buehler, M. G.↗

Architecture and design of a 500-MHz gallium-arsenide processing element for a parallel supercomputer

The design of the processing element of GASP, a GaAs supercomputer with a 500-MHz instruction issue rate and 1-GHz subsystem clocks, is presented. The novel, functionally modular, block data flow architecture of GASP is described. The architecture and design of a GASP processing element is then presented. The processing element (PE) is implemented in a hybrid semiconductor module with 152 custom GaAs ICs of eight different types. The effects of the implementation technology on both the system-level architecture and the PE design are discussed. SPICE simulations indicate that parts of the PE are capable of being clocked at 1 GHz, while the rest of the PE uses a 500-MHz clock. The architecture utilizes data flow techniques at a program block level, which allows efficient execution of parallel programs while maintaining reasonably good performance on sequential programs. A simulation study of the architecture indicates that an instruction execution rate of over 30,000 MIPS can be attained with 65 PEs.

Fouts, Douglas J.↗

Testing of the anemometer circuit: Data report

The following text discusses results from the electronic step testing and the beginning of velocity step testing in the shock tube. It should be kept in mind that frequency response is always measured as the time from the beginning of the event to the minimum (positive inflection) of the 'bucket' that immediately follows the response. This report is not a complete account of the results from square wave testing. Some data is still in the process of being analyzed and efforts are being made to fit the data to both Freymuth's third order theory and modelled responses from SPICE circuit simulation software.

Moen, Michael J.↗

Investigation into the common mode rejection ratio of the physiological signal conditioner circuit

The common mode rejection ratio (CMRR) of the single operational amplifier (op amp) differential amplifier and of the three operational amplifier differential amplifier was investigated. The three op amp differential amplifier circuit is used in the signal conditioner circuit which amplifies signals such as the electromyograph or electrocardiogram. The investigation confirmed via SPICE modeling what has been observed by others in the recent literature that the CMRR for the circuit can be maximized without precision resistor values or precisely matched op amps. This can be done if one resistor in the final stage can be adjusted either by a potentiometer or by laser trimming in the case of hybrid circuit fabrication.

Obrien, Edward M.↗

U.S. perspective on technology demonstration experiments for adaptive structures

Evaluation of design concepts for adaptive structures is being performed in support of several focused research programs. These include programs such as Precision Segmented Reflector (PSR), Control Structure Interaction (CSI), and the Advanced Space Structures Technology Research Experiment (ASTREX). Although not specifically designed for adaptive structure technology validation, relevant experiments can be performed using the Passive and Active Control of Space Structures (PACOSS) testbed, the Space Integrated Controls Experiment (SPICE), the CSI Evolutionary Model (CEM), and the Dynamic Scale Model Test (DSMT) Hybrid Scale. In addition to the ground test experiments, several space flight experiments have been planned, including a reduced gravity experiment aboard the KC-135 aircraft, shuttle middeck experiments, and the Inexpensive Flight Experiment (INFLEX).

Aswani, Mohan↗

A method for simulating a flux-locked DC SQUID

The authors describe a computationally efficient and accurate method for simulating a dc SQUID's V-Phi (voltage-flux) and I-V characteristics which has proven valuable in evaluating and improving various SQUID readout methods. The simulation of the SQUID is based on fitting of previously acquired data from either a real or a modeled device using the Fourier transform of the V-Phi curve. This method does not predict SQUID behavior, but rather is a way of replicating a known behavior efficiently with portability into various simulation programs such as SPICE. The authors discuss the methods used to simulate the SQUID and the flux-locking control electronics, and present specific examples of this approach. Results include an estimate of the slew rate and linearity of a simple flux-locked loop using a characterized dc SQUID.

Gutt, G. M.↗

The role of simulation in the design of a neural network chip

An iterative, simulation-based design procedure for a neural network chip is introduced. For this design procedure, the goal is to produce a chip layout for a neural network in which the weights are determined by transistor gate width-to-length ratios. In a given iteration, the current layout is simulated using the circuit simulator SPICE, and layout adjustments are made based on conventional gradient-decent methods. After the iteration converges, the chip is fabricated. Monte Carlo analysis is used to predict the effect of statistical fabrication process variations on the overall performance of the neural network chip.

Desai, Utpal↗

Fault handling schemes in electronic systems with specific application to radiation tolerance and VLSI design

Naturally occurring space radiation particles can produce transient and permanent changes in the electrical properties of electronic devices and systems. In this work, the transient radiation effects on DRAM and CMOS SRAM were considered. In addition, the effect of total ionizing dose radiation of the switching times of CMOS logic gates were investigated. Effects of transient radiation on the column and cell of MOS dynamic memory cell was simulated using SPICE. It was found that the critical charge of the bitline was higher than that of the cell. In addition, the critical charge of the combined cell-bitline was found to be dependent on the gate voltage of the access transistor. In addition, the effect of total ionizing dose radiation on the switching times of CMOS logic gate was obtained. The results of this work indicate that, the rise time of CMOS logic gates increases, while the fall time decreases with an increase in total ionizing dose radiation. Also, by increasing the size of the P-channel transistor with respect to that of the N-channel transistor, the propagation delay of CMOS logic gate can be made to decrease with, or be independent of an increase in total ionizing dose radiation. Furthermore, a method was developed for replacing polysilicon feedback resistance of SRAMs with a switched capacitor network. A switched capacitor SRAM was implemented using MOS Technology. The critical change of the switched capacitor SRAM has a very large critical charge. The results of this work indicate that switched capacitor SRAM is a viable alternative to SRAM with polysilicon feedback resistance.

Attia, John Okyere↗

The planetary data system educational CD-ROM

The Planetary Data System (PDS) is producing a special educational CD-ROM that contains samples of PDS datasets and is expected to be released in 1993. The CD-ROM will provide university-level instructors with PDS-compatible materials and information that can be used to construct student problem sets using real datasets. The main purposes of the CD-ROM are to facilitate wide use of planetary data and to introduce a large community to the PDS. To meet these objectives the Educational CD-ROM will also contain software to manipulate the data, background discussions about scientific questions that can be addressed with the data, and a suite of exercises that illustrate analysis techniques. Students will also be introduced to the SPICE concept, which is a new way of maintaining geometry and instrument information. The exercises will be presented at the freshman through graduate student levels. With simplification, some of the material should also be of use at the high school level.

Guinness, E. A.↗

A VLSI implementation of DCT using pass transistor technology

A VLSI design for performing the Discrete Cosine Transform (DCT) operation on image blocks of size 16 x 16 in a real time fashion operating at 34 MHz (worst case) is presented. The process used was Hewlett-Packard's CMOS26--A 3 metal CMOS process with a minimum feature size of 0.75 micron. The design is based on Multiply-Accumulate (MAC) cells which make use of a modified Booth recoding algorithm for performing multiplication. The design of these cells is straight forward, and the layouts are regular with no complex routing. Two versions of these MAC cells were designed and their layouts completed. Both versions were simulated using SPICE to estimate their performance. One version is slightly faster at the cost of larger silicon area and higher power consumption. An improvement in speed of almost 20 percent is achieved after several iterations of simulation and re-sizing.

Kamath, S.↗

Design, Fabrication, and Calibration of an Embedded Piezoceramic Actuator for Active Control Applications

In this presentation, the authors describe the design and fabrication processes for a PZT strain actuator that evolved during the initial stages of a research effort to synthesize and process intelligent, cost effective structures (SPICES). The actuator performance requirements were similar to those of conventional actuators, e.g., it had to be robust, highly efficient with adequate force and stroke, as lightweight as possible, and most importantly, affordable. Further, since the actuator was to be integrated within a composite structure, it had to be compatible with the host material and easily embeddable during the fabrication process. In control applications employing strain devices as actuators, a good bond between this actuator and host material is critical to their successful operation. This criterion is often difficult to achieve when attempting to join ceramics with metals or polymers with dissimilar properties such as Young's moduli, thermal expansion coefficients, etc. One unique feature of the actuator design that evolved in this project is that the need for direct bonding between the PZT ceramic and polymers was circumvented, i.e. the strain transfer to the host material was achieved via a frame surrounding the ceramic. Consequently, the frame material could be selected (or coated) for compatibility with the host material. A second feature is that the frame enclosed a co-fired, multilayered, PZT stack that was used to minimize the voltage requirements while maximizing the output strain.

Koopmann, Gary H.↗

Manufacturing of Smart Structures Using Fiber Placement Manufacturing Processes

Smart structures research and development, with the ultimate aim of rapid commercial and military production of these structures, are at the forefront of the Synthesis and Processing of Intelligent Cost-Effective Structures (SPICES) program. As part of this ARPA-sponsored program, MDA-E is using fiber placement processes to manufacture integrated smart structure systems. These systems comprise advanced composite structures with embedded fiber optic sensors, shape memory alloys, piezoelectric actuators, and miniature accelerometers. Cost-effective approaches and solutions to smart material synthesis in the fiber-placement process, based upon integrated product development, are discussed herein.

Thomas, Matthew M.↗

Performance of Integrated Fiber Optic, Piezoelectric, and Shape Memory Alloy Actuators/Sensors in Thermoset Composites

Recently, scientists and engineers have investigated the advantages of smart materials and structures by including actuators in material systems for controlling and altering the response of structural environments. Applications of these materials systems include vibration suppression/isolation, precision positioning, damage detection and tunable devices. Some of the embedded materials being investigated for accomplishing these tasks include piezoelectric ceramics, shape memory alloys, and fiber optics. These materials have some benefits and some shortcomings; each is being studied for use in active material design in the SPICES (Synthesis and Processing of Intelligent Cost Effective Structures) Consortium. The focus of this paper concerns the manufacturing aspects of smart structures by incorporating piezoelectric ceramics, shape memory alloys and fiber optics in a reinforced thermoset matrix via resin transfer molding (RTM).

Trottier, C. Michael↗

Global Magnetohydrodynamic Modeling of the Solar Corona

The coronal magnetic field defines the structure of the solar corona, the position of the heliospheric current sheet, the regions of fast and slow solar wind, and the most likely sites of coronal mass ejections. There are few measurements of the magnetic fields in the corona, but the line-of-sight component of the global magnetic fields in the photosphere have been routinely measured for many years (for example, at Stanford's Wilcox Solar Observatory, and at the National Solar Observatory at Kitt Peak). The SOI/MDI instrument is now providing high-resolution full-disk magnetograms several times a day. Understanding the large-scale structure of the solar corona and inner heliosphere requires accurately mapping the measured photospheric magnetic field into the corona and outward. Ideally, a model should not only extrapolate the magnetic field, but should self-consistently reconstruct both the plasma and magnetic fields in the corona and solar wind. Support from our NASA SR&T contract has allowed us to develop three-dimensional magnetohydrodynamic (MHD) computations of the solar corona that incorporate observed photospheric magnetic fields into the boundary conditions. These calculations not only describe the magnetic field in the corona and interplanetary spice, but also predict the plasma properties as well. Our computations thus far have been successful in reproducing many aspects of both coronal and interplanetary data, including the structure of the streamer belt, the location of coronal hole boundaries, and the position and shape of the heliospheric current sheet. The most widely used technique for extrapolating the photospheric magnetic field into the corona and heliosphere are potential field models, such as the potential field source-surface model (PFSS),and the potential field current-sheet (PFCS) model

Linker, Jon A.↗

[PAH Cations as Viable Carriers of DIBs]

This report is intended to fill in the blanks in NASA's file system for our lab astro study of molecular ions of astrophysical interest. In order to give NASA what it needs for its files, I attach below the text of the section from our recent proposal to continue this work, in which we describe progress to date, including a large number of publications. Our initial studies were focused on PAH cations, which appear to be viable candidates as the carriers of the DIBs, an idea that has been supported by laboratory spectroscopy of PAH cations in inert matrices. Beginning with the simplest aromatic (benzene; C6H6) and moving progressively to larger species (naphthalene, C10OH8; pyrene, C16H10; and most recently chrysene, C18H12), we have been able to derive rate coefficients for reactions with neutral spices that are abundant in the diffuse interstellar medium.

Snow, Ted↗

RH1020 Single Event Clock Upset Summary Report

This report summarizes the testing and analysis of "single event clock upset' in the RH1020. Also included are SEU-rate predictions and design recommendations for risk analysis and reduction. The subject of "upsets" in the RH1020 is best understood by using a model consisting of a global clock buffer and a D-type flip-flop as the basic memory unit. The RH1020 is built on the ACT 1 family architecture. As such, it has one low-skew global clock buffer with a TTL-level input threshold that is accessed via a single dedicated pin. The clock signal is driven to full CMOS levels, buffered, and sent to individual row buffers with one buffer per channel. For low-skew performance, the outputs of all of the RH1020 row buffers are shorted together via metal lines, as is done in the A1020B. All storage in the RH1020 consists of routed flip-flops, constructed with multiplexors and feedback through the routing segments. A simple latch can be constructed from a single (combinatorial or C) module; an edge-triggered flip-flop is constructed using two concatenated latches. There is no storage in the I/O modules. The front end of the clock buffering circuitry, at a common point relative to the row buffer, is a sub-circuit that was determined to be the most susceptible to heavy ions. This is due, in part, to its smaller transistors compared to the rest of the circuitry. This conclusion is also supported by SPICE simulations and an analysis of the heavy ion data, described in this report. The edge triggered D flip-flop has two single-event-upset modes. Mode one, called C-module upset, is caused by a heavy ion striking the C-module's sensitive area on the silicon and produces a soft single bit error at the output of the flip-flop. Mode two, called clock upset, is caused by a heavy ion strike on the clock buffer, generating a runt pulse interpreted as a false clock signal and consequently producing errors at the flip-flop outputs. C-module upset sensitivity in the RH1020 is essentially the same as that of its ACT 1 siblings (A1020, A1020A and A1020B), which were well tested, analyzed, and documented in the literature.

Katz, Richard B.↗