Search NASA⌕ Search

SEARCH · Search NASA

Results for “layout”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 127 records · Page 7

Hydrokinetic tidal energy resource assessment following international electrotechnical commission guidelines

Marine renewable energy can be used as a viable energy source to alleviate the impact of the climate crisis and have a carbon-free electricity sector in the future. Especially the energetic tidal streams are an attractive source of clean energy due to the periodic occurrence of high tidal flows daily. However, before any deployment of tidal turbine farms, it is essential to perform a resource assessment depending on the scope and scale of the project. Here, the International Electrotechnical Commission has developed a technical standard for assessing the tidal stream resource "IEC 62600-201 TS" to aid in this effort: determine a particular site's feasibility and perform the project layout design. In this study, we implemented and validated a high-resolution three-dimensional numerical model and provided results following the IEC TS for a project layout design in a highly energetic tidal channel, Tacoma Narrows of Puget Sound, in the State of Washington, USA. Implementation of the guidelines has helped adequately identify the undisturbed theoretical and technical resources with less bias, where the latter included energy extraction from the flow field arranging a hypothetical tidal energy converter (TEC) array. Also, following the standard, we carefully assessed the changes to channel flow properties from TECs, such as the kinetic energy flux and annual energy production (AEP), to provide the detailed information required for a larger project layout design. Ultimately, this work has shown the important role of IEC TS in tidal stream resource assessment, which can simultaneously act as a benchmark for other studies worldwide.

13 HYDRO ENERGY↗

FAD-Toolset (Floating Array Design Toolset) [SWR-26-056]

The Floating Array Design (FAD) Toolset is a collection of tools for modeling and designing arrays of floating offshore structures. It was originally designed for floating wind systems but has applicability for many offshore applications. A core part of the FAD Toolset is the floating array model, which serves as a high-level library for efficiently modeling a floating array, such as a floating wind array. It combines site condition information and a description of the floating array design, and contains functions for evaluating the array's behavior considering the site conditions. For example, it combines information about site soil conditions, mooring line loads, and an array's anchor characteristics to estimate the holding capacity of each anchor. The library works in conjunction with the tools RAFT, MoorPy, and FLORIS to model floating platforms, wind turbines, mooring systems, power cables, and array wakes respectively. Layered on top of the floating array model is a set of design tools that can be used for algorithmically adjusting or optimizing parts of the a floating array. Specific tools existing for mooring lines, shared mooring systems, dynamic power cables, static power cable routing, and overall array layout. These capabilities work with the design representation and evaluation functions in the floating array model, and they can be applied by users in various combinations to suit different purposes. In addition to standalone uses of the FAD Toolset, a coupling has been made with Ard, (https://github.com/NLRWindSystems/Ard) a sophisticated and flexible wind farm optimization tool. This coupling allows Ard to use certain mooring system capabilities from FAD to perform layout optimization of floating wind farms with Ard's more advanced layout optimization capabilities. The FAD Toolset works with the IEA Wind Task 49 Ontology (https://github.com/IEAWindTask49/Ontology), which provides a standardized format for describing floating wind farm sites and designs. See example use cases in our examples folder (https://github.com/NLRWindSystems/FAD-Toolset/blob/main/examples/README.md) For working with the library, it is important to understand the floating array model structure, which is described more here: https://github.com/NLRWindSystems/FAD-Toolset/blob/main/fad/README.md.

Sirkis, Leah [National Laboratory of the Rockies (↗

Electric Drive Technologies Consortium (EDTC)/ Cost competitive, high-Performance, highly Reliable (CPR) Power Devices on 4H-SiC (Final Report)

4H-Silicon carbide (4H-SiC) is a wide bandgap semiconductor that offers superior material properties over silicon, including higher critical electric field, thermal conductivity, and electron saturation velocity. These advantages make 4H-SiC highly attractive for high-voltage, high-efficiency power electronics. However, realizing the full potential of SiC requires device technologies that are not only high-performing but also manufacturable and reliable under real-world operating conditions. This report summarizes the outcomes of a five-year R&D effort funded by the U.S. Department of Energy (DOE) under the Electric Drive Technologies Consortium (EDTC), focused on developing cost-competitive, high-performance, and highly reliable (CPR) power devices on 4H-SiC substrates. The program targeted scalable and manufacturable 1.2 kV-class SiC MOSFETs optimized for next-generation electric vehicles, renewable energy systems, and industrial power conversion. The project delivered transformative advancements in SiC power device performance and ruggedness. Particularly, Specific on-resistance (R on,sp ) was reduced by up to 37%, from ~4.0 m$\Omega \cdot$cm 2 in earlier designs to an industry-leading 2.40 m$\Omega \cdot$cm 2 , driven by optimized doping, refined JFET widths, and layout engineering. Breakdown voltages (BV) exceeded 1600 V, marking improvement over legacy baselines, and demonstrating the robustness of newly implemented junction profiles and edge terminations. Short-circuit withstand time (SCWT) saw a remarkable 4$\times$ increase, from ~2 $\mu$s to over 8 $\mu$s, achieved through the successful deployment of deep P-well structures (~1.8–2.0 $\mu$m) via channeling implantation. This innovative process breakthrough enabled precise junction formation without MeV-class implantation tools, reduced leakage under high field stress, and allowed even the shortest-channel devices (down to 0.3 $\mu$m) to achieve both high BV and excellent ruggedness—breaking the traditional trade-off between conduction efficiency and blocking capability. Several novel architectures pushed the performance envelope further. JBSFETs—featuring embedded Schottky portions—eliminated bipolar degradation and drastically reduced third-quadrant leakage, while Ladder MOSFETs introduced a clever orthogonal conduction path that achieved a 15.4% reduction in R on,sp over standard linear designs. Switching performance reached new benchmarks: short-channel devices showed a 31% reduction in total switching energy compared to 0.5 $\mu$m counterparts, while maintaining manageable gate drive requirements. Layout-optimized structures not only improved transconductance but also accelerated switching transitions, pointing to real-world benefits in converter-level efficiency. The devices also passed rigorous reliability validation. Stress-tested across TDDB, HTGB, HTRB, HVP, and burn-in, the devices screened under 30 V/10 hr and 43 V/1 s protocols consistently exhibited tighter lifetime distributions and long-term oxide robustness. These screening techniques proved effective in identifying latent defects and ensuring deployment-grade reliability. Meanwhile, advanced 3D TCAD simulations revealed and resolved electric field hotspots—particularly in HEXFET corners—where fields exceeding 4.8 MV/cm were mitigated through geometry-aware layout corrections. Overall, the results of this project demonstrate a manufacturable and scalable SiC power device platform that addresses key DOE performance targets for efficient, robust, and reliable 1.2kV 4H-SiC Power Devices. The developed technologies represent a meaningful step forward in the commercial readiness of high-voltage SiC solutions and provide a strong foundation for continued advancement in wide bandgap power electronics.

42 ENGINEERING↗

Space station functional relationships analysis

A systems engineering process is developed to assist Space Station designers to understand the underlying operational system of the facility so that it can be physically arranged and configured to support crew productivity. The study analyzes the operational system proposed for the Space Station in terms of mission functions, crew activities, and functional relationships in order to develop a quantitative model for evaluation of interior layouts, configuration, and traffic analysis for any Station configuration. Development of the model involved identification of crew functions, required support equipment, criteria of assessing functional relationships, and tools for analyzing functional relationship matrices, as well as analyses of crew transition frequency, sequential dependencies, support equipment requirements, potential for noise interference, need for privacy, and overall compatability of functions. The model can be used for analyzing crew functions for the Initial Operating Capability of the Station and for detecting relationships among these functions. Note: This process (FRA) was used during Phase B design studies to test optional layouts of the Space Station habitat module. The process is now being automated as a computer model for use in layout testing of the Space Station laboratory modules during Phase C.

Tullis, Thomas S.↗

The role of simulation in the design of a neural network chip

An iterative, simulation-based design procedure for a neural network chip is introduced. For this design procedure, the goal is to produce a chip layout for a neural network in which the weights are determined by transistor gate width-to-length ratios. In a given iteration, the current layout is simulated using the circuit simulator SPICE, and layout adjustments are made based on conventional gradient-decent methods. After the iteration converges, the chip is fabricated. Monte Carlo analysis is used to predict the effect of statistical fabrication process variations on the overall performance of the neural network chip.

Desai, Utpal↗

Spatial Factors in the Integration of Speed Information

We reported that, for a 21FC task with multiple Gabor patches in each interval, thresholds for speed discrimination decreased with the number of patches, while simply increasing the area of a single patch produced no such effect. This result could be explained by multiple patches reducing spatial uncertainty. However, the fact that thresholds decrease with number even when the patches are in fixed positions argues against this explanation. We therefore performed additional experiments to explore the lack of an area effect. Three observers did a 21FC speed discrimination task with 6 Gabor patches in each interval, and were asked to pick the interval in which the gratings moved faster. The 50% contrast patches were placed on a circle at 4 deg. eccentricity, either equally spaced and maximally separated (hexagonal array), or closely-spaced, in consecutive positions (string of pearls). For the string-of-pearls condition, the grating phases were either random, or consistent with a full-field grating viewed through multiple Gaussian windows. When grating phases were random, the thresholds for the hexagonal and string-of-pearls layouts were indistinguishable. For the string-of-pearls layout, thresholds in the consistent-phase condition were higher by 15 +/- 6% than in the random-phase condition. (Thresholds increased by 57 +/- 7% in going from 6 patches to a single patch of equivalent area.). For random-phase patches, the lower thresholds for 6 patches does not depend on a specific spacing or spatial layout. Multiple, closely-spaced, consistent-phase patches that can be interpreted as a single grating, result in thresholds closer to that produced by a single patch. Together, our results suggest that object segmentation may play a role in the integration of speed information.

Verghese, P.↗

NASA/ESMD Analogue Mission Plans

A viewgraph presentation exploring Earth and its analogues is shown. The topics include: 1) ESMD Goals for the Use of Earth Analogues; 2) Stakeholders Summary; 3) Issues with Current Analogue Situation; 4) Current state of Analogues; 5) External Implementation Plan (Second Step); 6) Recent Progress in Utilizing Analogues; 7) Website Layout Example-Home Page; 8) Website Layout Example-Analogue Site; 9) Website Layout Example-Analogue Mission; 10) Objectives of ARDIG Analog Initiatives; 11) Future Plans; 12) Example: Cold-Trap Sample Return; 13) Example: Site Characterization Matrix; 14) Integrated Analogue Studies-Prerequisites for Human Exploration; and 15) Rating Scale Definitions.

Hoffman, Stephen J.↗

Preliminary Results of the Effect of Microgravity on Seated Height

The new vehicle for future space travel to the International Space Station (ISS) and beyond will be highly dependent on the seat layout. A primary concern with the seat layout design of the new vehicle is the amount of seated height growth that occurs in space; this could cause a major accommodation issue. The design of the seats, seat layout, suit fit, and crew accommodation are all critically affected due to the increase in height that occurs in microgravity. The increase in height due to spinal elongation caused by the absence of gravity could lead to inadequate clearances that would have implications for the ability of crewmembers to return safely or to conduct nominal operations during the mission. This study was designed to reduce the risk of inadequate design of the vehicle, environment, tools, equipment, etc. (SHFE risk 2.3.1.1) and safely return crewmembers to earth from low-earth orbit travel, ISS, and beyond. In order to safely return the crewmembers, the design requirements must anticipate microgravity growth, elongation of the spine, bone and muscle loss, fluid shifts, etc. Thus, this study is to determine the amount of torso growth (spinal elongation) for a seated posture during Shuttle and ISS missions. Crewmembers seated heights were collected before, during, and after spaceflight to quantify the amount of growth that occurred as a result of microgravity. The changes in seated height will provide the designers with a design requirement which allows for change in spinal growth for a seated posture. Preliminary results have shown that , during flight, seated height increases by a range of approximately 2-6 percent compared to pre-launch seated height.

Rajulu, Sudhakar↗

Florida Tech CubeSat Experiment Feasibility Study

CubeSats are a relatively new type of satellite. Smaller than long-term (5+ year life expectancy) satellites, these pico-satellites are comparatively cheap, small (10x10x10 cm), and are very versatile. Universities world-wide are using CubeSats to conduct a variety of experiments in space without the need for a large experimental platform. Today CubeSats are considered to be one of the most effective ways to send a small payload into space and has attracted the attention of many educational and non-profit organizations. As this pico-satellite model continues to gain penetration into the satellite build and launch industry, it is expected that more governmental, educational, and commercial interests will emerge. As an example, more of the space-related items of high interest to the National Science Foundation may be tackled with a CubeSat platform resulting in lower life cycle costs than traditional satellite options. NASA LSP, in cooperation with the Florida Institute of Technology, has initiated a feasibility study to investigate the technical aspects of measuring and transferring vibration, acceleration, temperature, and video data from a CubeSat to NASA Hanger AE on Cape Canaveral Air Force Station (CCAFS) a.k.a. Kennedy Space Center (KSC). This report provides a technical feasibility analysis to determine whether-or-not a specific set of NASA/LSP requirements can be accomplished. Our approach has been to provide a "notional" component layout to determine the feasibility of the NASA/LSP stakeholder requirements. The notional layout is used to consider component level technical issues such as size, weight, & power (SWaP), bandwidth, and other critical technical parameters. Even though the notional components may satisfy the stated requirements and thereby demonstrate feasibility, the notional layout is NOT considered a design since no component optimization and design trade-off analysis has taken place. This activity should be accomplished in an appropriate design phase that is outside of the scope of this effort.

Arrasmith, William W.↗

Feasibility of Supersonic Aircraft Concepts for Low-Boom and Flight Trim Constraints

This paper documents a process for analyzing whether a particular supersonic aircraft configuration layout and a given cruise condition are feasible to achieve a trimmed low-boom design. This process was motivated by the need to know whether a particular configuration at a given cruise condition could be reshaped to satisfy both low-boom and flight trim constraints. Without such a process, much effort could be wasted on shaping a configuration layout at a cruise condition that could never satisfy both low-boom and flight trim constraints simultaneously. The process helps to exclude infeasible configuration layouts with minimum effort and allows a designer to develop trimmed low-boom concepts more effectively. A notional low-boom supersonic demonstrator concept is used to illustrate the analysis/design process.

Li, Wu↗

Gaussian FLOWERS: Wind-rose-based analytical integration of Gaussian wake model for extremely fast AEP estimation

A major cost in the study of wind farm layout optimization is the repeated evaluation of the annual energy production (AEP). The current approach to estimating AEP requires a large set of flow simulations to be performed that cover each discrete wind speed and direction combination contained within the wind rose, followed by a probability-weighted sum of the power production resulting from each simulation. Even with inexpensive engineering wake models, this numerical integration scheme can lead to high computational costs. In this paper, we derive an analytical formulation for estimating farm AEP across every wind direction, based on a Gaussian wake velocity model, which reduces the number of wind farm simulations to a single function evaluation. As a result, we find that the Gaussian-FLOWERS approach reduces the time for AEP calculations by more than two orders of magnitude with a small trade-off in accuracy when compared to a conventional approach. This massive reduction in computation cost is useful to reduce overall costs in wind farm layout optimization studies.

17 WIND ENERGY↗

Architecture for fast implementation of quantum low-density parity-check codes with optimized Rydberg gates

Here, we propose an implementation of bivariate bicycle codes [S. Bravyi et al., Nature (London) 627, 778 (2024)] based on long-range Rydberg gates between stationary neutral atom qubits. An optimized layout of data and ancilla qubits reduces the maximum Euclidean communication distance needed for nonlocal parity-check operators. An optimized Rydberg gate pulse design enables 𝖢𝖹 entangling operations with fidelity $\mathscr{F}$ >0.999 at a distance greater than 12 µ⁢m. The combination of optimized layout and gate design leads to a quantum error correction cycle time of ∼1.2⁢8 ms for a [[144,12,12]] code, which is nearly a factor-of-two improvement over previous designs.

Poole, C. [Univ. of Wisconsin, Madison, WI (United↗

Tagging efficiency study of incoherent diffractive vector meson production at the second interaction region at the Electron-Ion Collider

The Electron-Ion Collider (EIC) is an upcoming accelerator facility aimed at exploring the properties of quarks and gluons in nucleons and nuclei, shedding light on their structure and dynamics. The inaugural experimental apparatus, ePIC (electron-Proton and Ion Collider), is designed as a general-purpose detector to address the National Academy of Sciences and the Nuclear Science Advisory Committee physics program at the EIC. The wider EIC community is strongly supporting a second interaction region and an associated second detector to enhance the full science program. In this study, we evaluate how this second interaction region and detector can be complementary to ePIC. The layout of an interaction region for the second detector offers a secondary focus that provides better forward detector acceptance at scattering angles near θ ~ 0 mrad, which can specifically enhance the exclusive, tagging, and diffractive physics program. Here, this article presents an analysis of a tagging program using the second interaction region layout with incoherent diffractive vector meson production. The current design of the second EIC interaction region is evaluated for its vetoing capabilities of incoherent events required for the study of coherent diffractive measurements. We find an increased vetoing performance compared to the ePIC interaction region, thus improving measurements which are important for the spatial imaging of nucleons and nuclei.

73 NUCLEAR PHYSICS AND RADIATION PHYSICS↗

Rapid Prototyping Techniques for Organic Direct-Bonded-Copper Power Modules

Organic Direct-Bonded-Copper (ODBC) is a novel packaging technology for power modules which allows higher flexibility in layout design. In this work, a set of rapid prototyping techniques are developed for ODBC modules based on a polyimide dielectric material. These techniques enable fast and low-cost fabrication of modules with 3-Dimensional (3D) layout features. An example half-bridge (HB) silicon carbide (SiC) metal oxide semiconductor field effect transistor (MOSFET) module is designed and prototyped using the proposed techniques aiming at ultra-low power loop inductance. Finite element analysis (FEA)-circuit co-simulations results and experimental results validate an approximately 0.71nH power loop inductance for the example module design.

36 MATERIALS SCIENCE↗

Performance Analysis of Data Processing in Distributed File Systems with Near Data Processing

In the era of big data, the escalating volume and velocity of data generation pose significant challenges in data processing. Traditional systems like Spark and Hadoop manage the increasing amount and velocity of data by improving data placement and processing speeds. However, they face inherent limitations due to the essential data movement required for processing. In this paper, we explore the Skyhook framework, a novel extension of the Ceph distributed system, which significantly reduces the need for data movement. We present an extensive case study using the Skyhook framework, applying it with the TPC-H and K-means clustering algorithms. More specifically, we leverage the TPC-H benchmark to distinguish between CPU-intensive and I/O-intensive tasks. We explore the integration of K-means clustering into SQL, coupled with a near-data processing system to offload the computational burden of the K-means clustering algorithm to storage nodes. We conduct a comprehensive performance evaluation of distributed data processing applications across three processing approaches: traditional layout (baseline), optimized layout, and near-data processing. Additionally, we introduce the use of the FIO tool to simulate real-world system workloads, enabling the measurement of performance metrics such as average latency and CPU utilization. Our research is a significant advance in understanding how to optimize data processing systems to meet the demands of the modern data landscape.

Hou, Shiyue↗

Concept Lens: Visual Comparison and Evaluation of Generative Model Manipulations

Generative models are becoming a transformative technology for the creation and editing of images. However, it remains challenging to harness these models for precise image manipulation. These challenges often manifest as inconsistency in the editing process, where both the type and amount of semantic change, depend on the image being manipulated. Moreover, there exist many methods for computing image manipulations, whose development is hindered by the matter of inconsistency. This paper aims to address these challenges by improving how we evaluate, compare, and explore the space of manipulations offered by a generative model. We present Concept Lens, a visual interface that is designed to aid users in understanding semantic concepts carried in image manipulations, and how these manipulations vary over generated images. Given the large space of possible images produced by a generative model, Concept Lens is designed to support the exploration of both generated images, and their manipulations, at multiple levels of detail. To this end, the layout of Concept Lens is informed by two hierarchies: a hierarchical organization of (1) original images, grouped by their similarities, and (2) image manipulations, where manipulations that induce similar changes are grouped together. This layout allows one to discover the types of images that consistently respond to a group of manipulations, and vice versa, manipulations that consistently respond to a group of codes. We show the benefits of this design across multiple use cases, specifically, studying the quality of manipulations for a single method, and offering a means of comparing different methods.

clustering↗

Reimagining Disassembly Interfaces With Visualization: Combining Instruction Tracing and Control Flow With DisViz

In applications where efficiency is critical, developers may examine their compiled binaries, seeking to understand how the compiler transformed their source code and what performance implications that transformation may have. This analysis is challenging due to the vast number of disassembled binary instructions and the many-to-many mappings between them and the source code. These problems are exacerbated as source code size increases, giving the compiler more freedom to map and disperse binary instructions across the disassembly space. Interfaces for disassembly typically display instructions as an unstructured listing or sacrifice the order of execution. Here, we design a new visual interface for disassembly code that combines execution order with control flow structure, enabling analysts to both trace through code and identify familiar aspects of the computation. Central to our approach is a novel layout of instructions grouped into basic blocks that displays a looping structure in an intuitive way. We add to this disassembly representation a unique block-based mini-map that leverages our layout and shows context across thousands of disassembly instructions. Finally, we embed our disassembly visualization in a web-based tool, DisViz, which adds dynamic linking with source code across the entire application. DizViz was developed in collaboration with program analysis experts following design study methodology and was validated through evaluation sessions with ten participants from four institutions. Participants successfully completed the evaluation tasks, hypothesized about compiler optimizations, and noted the utility of our new disassembly view. Our evaluation suggests that our new integrated view helps application developers in understanding and navigating disassembly code.

Computer science↗

Realistic Cost to Execute Practical Quantum Circuits using Direct Clifford+T Lattice Surgery Compilation

We report a resource estimation pipeline that explicitly compiles quantum circuits expressed using the Clifford+T gate set into a surface code lattice surgery instruction set. The cadence of magic state requests from the compiled circuit enables the optimization of magic state distillation and storage requirements in a post-hoc analysis. To compile logical circuits into lattice surgery operations, we build upon the open-source Lattice Surgery Compiler. The revised compiler operates in two stages: the first translates logical gates into an abstract, layout-independent instruction set; the second compiles these into local lattice surgery instructions that are allocated to hardware tiles according to a specified resource layout. The second stage retains logical parallelism while avoiding resource contention in the fault-tolerant layer, aiding realism. Additionally, users can specify dedicated tiles at which magic states are replenished, enabling resource costs from the logical computation to be considered independently from magic state distillation and storage. We demonstrate the applicability of our pipeline to large practical quantum circuits by providing resource estimates for the ground state estimation of molecules. Finally, we find that variable magic state consumption rates in real circuits can cause the resource costs of magic state storage to dominate unless production is varied to suit.

97 MATHEMATICS AND COMPUTING↗