Search NASA⌕ Search

SEARCH · Search NASA

Results for “Current mode”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 19 records

Progress in Voltage and Current Mode On-Chip Analog-to-Digital converters for CMOS Image Sensors

Two 8 bit successive approximation analog-to-digital converter (ADC) designs and a 12 bit current mode incremental sigma delta ADC have been designed, fabricated, and tested. The successive approximation test chip designs are compatible with active pixel sensor (APS) column parallel architectures with a 20.4 ??itch in a 1.2 ??-well CMOS process and a 40 ??itch in a 2 ??-well CMOS process. The successive approximation designs consume as little as 49 ??t a 500 KHz conversion rate meeting the low power requirements inherent in column parallel architectures. The current mode incremental sigma-delta ADC test chips designed to be multiplied among 8 columns in a semi-column parallel current mode APS architecture. The higher accuracy ADC consumes 800 ??t a 5 KHz.

analog-to-digital↗

Fuzzy Current-Mode Control and Stability Analysis

In this paper a current-mode control (CMC) methodology is developed for a buck converter by using a fuzzy logic controller. Conventional CMC methodologies are based on lead-lag compensation with voltage and inductor current feedback. In this paper the converter lead-lag compensation will be substituted with a fuzzy controller. A small-signal model of the fuzzy controller will also be developed in order to examine the stability properties of this buck converter control system. The paper develops an analytical approach, introducing fuzzy control into the area of CMC.

Kopasakis, George↗

Design of energy-storage reactors for single-winding constant-frequency dc-to-dc converters operating in the discontinuous-reactor-current mode

This paper presents an algorithm and equations for designing the energy-storage reactor for dc-to-dc converters which are constrained to operate in the discontinuous-reactor-current mode. This design procedure applied to the three widely used single-winding configurations: the voltage step-up, the current step-up, and the voltage-or-current step-up converters. A numerical design example is given to illustrate the use of the design algorithm and design equations.

Chen, D. Y.↗

Common Mode Current Challenges and Opportunities in Electric Powertrain Testing

During the development of novel electric powertrain (EP) components key parameters may be evaluated by test before a fully integrated EMI design is implemented. However, insufficiently mitigated EMI could impact the test equipment and test measurements. This risk is particularly valid with high voltage wide bandgap switching converters which enable high efficiency but can increase the EMI source function producing high levels of common mode (CM) current. Test facility equipment may be susceptible to the CM current from these converters causing test delays or measurement errors. Characterization of the common mode EMI of a powertrain component by analysis and/or measurement and assessment of the test facility EMC design can reduce this risk to yield efficient tests and successful measurements.

electromagnetic interference↗

Hardware Demonstration: Radiated Emissions as a Function of Common Mode Current

This presentation describes the electromagnetic compatibility (EMC) tests performed on the Integrated Science Instrument Module (ISIM), the science payload of the James Webb Space Telescope (JWST), at NASAs Goddard Space Flight Center (GSFC) in August 2015. By its very nature of being an integrated payload, it could be treated as neither a unit level test nor an integrated spacecraft observatory test. Non-standard test criteria are described along with non-standard test methods that had to be developed in order to evaluate them. Results are presented to demonstrate that all test criteria were met in less than the time allocated.

Hardware Demonstration↗

Analog current mode analog/digital converter

An improved subranging or comparator circuit is provided for an analog-to-digital converter. As a subranging circuit, the circuit produces a residual signal representing the difference between an analog input signal and an analog of a digital representation. This is achieved by subdividing the digital representation into two or more parts and subtracting from the analog input signal analogs of each of the individual digital portions. In another aspect of the present invention, the subranging circuit comprises two sets of differential input pairs in which the transconductance of one differential input pair is scaled relative to the transconductance of the other differential input pair. As a consequence, the same resistor string may be used for two different digital-to-analog converters of the subranging circuit.

Hadidi, Khayrollah↗

Part B: Pattern control of horn antennas

During this period, the computations of the impedance elements were completed. These include interactions between the two electric current modes, the elecric current mode and the magnetic current mode, and the two magnetic current modes. An accurate and efficient formulation of computing interactions between electric current mode and magnetic current mode was accomplished. This, together with other subroutines allows for the fill-in of all the elements in the matrix. After the fill-in of the impedance elements in the matrix, the forward problem is accomplished. That is, given the specification of the horn and the excitating waveguide mode, the radiation pattern of the antenna based on the integral equation can be obtained. An example case was run for a standard X-band gain-horn (DBG-520). The H- and E-plane patterns of this horn antenna with perfectly conducting walls are compared with the gain pattern available from the manufacturer for up to the first side lobe. Good agreements are obtained although the cross polarization has not yet been accounted for. The effect of the lossy coating on the radiation pattern was also investigated. The resulting E-plane pattern shows about 3-dB improvement in the first sidelobe and 4-dB improvement in the second sidelobe.

Balanis, Constantine A.↗

Qualification and Selection of Flight Diode Lasers for Space Applications

The reliability and lifetime of laser diodes is critical to space missions. The Nuclear Spectroscopic Telescope Array (NuSTAR) mission includes a metrology system that is based upon laser diodes. An operational test facility has been developed to qualify and select, by mission standards, laser diodes that will survive the intended space environment and mission lifetime. The facility is situated in an electrostatic discharge (ESD) certified clean-room and consist of an enclosed temperature-controlled stage that can accommodate up to 20 laser diodes. The facility is designed to characterize a single laser diode, in addition to conducting laser lifetime testing on up to 20 laser diodes simultaneously. A standard laser current driver is used to drive a single laser diode. Laser diode current, voltage, power, and wavelength are measured for each laser diode, and a method of selecting the most adequate laser diodes for space deployment is implemented. The method consists of creating histograms of laser threshold currents, powers at a designated current, and wavelengths at designated power. From these histograms, the laser diodes that illustrate a performance that is outside the normal are rejected and the remaining lasers are considered spaceborne candidates. To perform laser lifetime testing, the facility is equipped with 20 custom laser drivers that were designed and built by California Institute of Technology specifically to drive NuSTAR metrology lasers. The laser drivers can be operated in constant-current mode or alternating-current mode. Situated inside the enclosure, in front of the laser diodes, are 20 power-meter heads to record laser power throughout the duration of lifetime testing. Prior to connecting a laser diode to the current source for characterization and lifetime testing, a background program is initiated to collect current, voltage, and resistance. This backstage data collection enables the operational test facility to have full laser diode traceablity.

Liebe, Carl C.↗

Bow-tie antennas on a dielectric half-space - Theory and experiment

A new formulation is discussed for the rigous calculation of the radiation pattern of a bow-tie antenna of finite length and infinitesimal thickness, placed on a lossless dielectric substrate. The analysis is based on a representation of the current density on the metal surface of the antenna as a sum of an imposed (quasistatic) term and a set of current modes with unknown amplitudes. Free-space fields that are expressed in terms of continuous spectra of symmetrized plane waves are matched to the current modes using the method of moments. The resulting set of equations are solved for the unknown current amplitudes. The calculations show that for increasing bow length the antenna impedance spirals rapidly to a value predicted by transmission line theory. The theory also shows that the E-plane pattern of a two-wavelength, 60-deg bow-tie antenna is dominated by low-loss current modes propagating at the dielectric wavenumber. As the bow tie narrows, the loss of the modes increases, and the dominant wavenumber tends to the quasi-static value. Pattern measurements made at 94 GHz are shown to agree well with theoretical predictions. Measurements for a long-wire antenna, a linear array of bow-tie elements, and a log-periodic antenna are also presented.

Compton, Richard C.↗

Focal plane infrared readout circuit with automatic background suppression

A circuit for reading out a signal from an infrared detector includes a current-mode background-signal subtracting circuit having a current memory which can be enabled to sample and store a dark level signal from the infrared detector during a calibration phase. The signal stored by the current memory is subtracted from a signal received from the infrared detector during an imaging phase. The circuit also includes a buffered direct injection input circuit and a differential voltage readout section. By performing most of the background signal estimation and subtraction in a current mode, a low gain can be provided by the buffered direct injection input circuit to keep the gain of the background signal relatively small, while a higher gain is provided by the differential voltage readout circuit. An array of such readout circuits can be used in an imager having an array of infrared detectors. The readout circuits can provide a high effective handling capacity.

Pain, Bedabrata↗

Modes in Supervisory Control Systems: Structure and Transitions

Mode confusion is becoming a major drawback in operator interaction with systems that allow for multiple levels of automation. This drawback has manifested itself in several mode related accidents and incidents in commercial aviation, military control systems, as well as high technology medical systems. In the domain of commercial aviation, there have been four recent airline accidents, all involving highly automated aircraft, in which mode related problems were present. Mode problems, we argue, stem from three principal factors: (1) mis-identification of the current mode, (2) difficulty in apprehending current mode behavior; and (3) difficulty in predicting the consequences of the next mode transition. This combination of factors may lead to mode confusion and possibly unwanted results. We define in this paper a mode as the system's manner of behavior. Any given system or machine, may have several ways of behaving. A controller, either human or machine, provides the input that triggers the transition from one mode of behavior to another. At any point in time, a machine may be in one mode or another modes are mutually exclusive. Complex systems are typically comprised of several subsystems, or components, each one with its own set of modes. Therefore, the status of the system at any point in time can be described as a vector of all the active modes.

Degani, Asaf↗

Modeling of switching regulator power stages with and without zero-inductor-current dwell time

State-space techniques are employed to derive accurate models for the three basic switching converter power stages: buck, boost, and buck/boost operating with and without zero-inductor-current dwell time. A generalized procedure is developed which treats the continuous-inductor-current mode without dwell time as a special case of the discontinuous-current mode when the dwell time vanishes. Abrupt changes of system behavior, including a reduction of the system order when the dwell time appears, are shown both analytically and experimentally. Merits resulting from the present modeling technique in comparison with existing modeling techniques are illustrated.

Lee, F. C. Y.↗

Modeling of switching regulator power stages with and without zero-inductor-current dwell time

State space techniques are employed to derive accurate models for buck, boost, and buck/boost converter power stages operating with and without zero-inductor-current dwell time. A generalized procedure is developed which treats the continuous-inductor-current mode without the dwell time as a special case of the discontinuous-current mode, when the dwell time vanishes. An abrupt change of system behavior including a reduction of the system order when the dwell time appears is shown both analytically and experimentally.

Lee, F. C.↗

From neural-based object recognition toward microelectronic eyes

Engineering neural network systems are best known for their abilities to adapt to the changing characteristics of the surrounding environment by adjusting system parameter values during the learning process. Rapid advances in analog current-mode design techniques have made possible the implementation of major neural network functions in custom VLSI chips. An electrically programmable analog synapse cell with large dynamic range can be realized in a compact silicon area. New designs of the synapse cells, neurons, and analog processor are presented. A synapse cell based on Gilbert multiplier structure can perform the linear multiplication for back-propagation networks. A double differential-pair synapse cell can perform the Gaussian function for radial-basis network. The synapse cells can be biased in the strong inversion region for high-speed operation or biased in the subthreshold region for low-power operation. The voltage gain of the sigmoid-function neurons is externally adjustable which greatly facilitates the search of optimal solutions in certain networks. Various building blocks can be intelligently connected to form useful industrial applications. Efficient data communication is a key system-level design issue for large-scale networks. We also present analog neural processors based on perceptron architecture and Hopfield network for communication applications. Biologically inspired neural networks have played an important role towards the creation of powerful intelligent machines. Accuracy, limitations, and prospects of analog current-mode design of the biologically inspired vision processing chips and cellular neural network chips are key design issues.

Sheu, Bing J.↗