Search NASA⌕ Search

SEARCH · Search NASA

Results for “TRANSISTOR”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 19 records
All sourcesNASA NTRSDOE OSTI
DOE OSTI2020

Ion Exchange Gels Allow Organic Electrochemical Transistor Operation with Hydrophobic Polymers in Aqueous Solution

Conjugated-polymer-based organic electrochemical transistors (OECTs) are being studied for applications ranging from biochemical sensing to neural interfaces. While new polymers that interface digital electronics with the aqueous chemistry of life are being developed, the majority of high-performance organic transistor materials are poor at transporting biologically relevant ions. Here, the operating mode of an organic transistor is changed from that of an electrolyte-gated organic field-effect transistor (EGOFET) to that of an OECT by incorporating an ion exchange gel between the active layer and the aqueous electrolyte. This device works by taking up biologically relevant ions from solution and injecting more hydrophobic ions into the active layer. Using poly[2,5-bis(3-tetradecylthiophen-2-yl) thieno[3,2-b]thiophene] as the active layer and a blend of an ionic liquid, 1-butyl-3-methylimidazolium bis(trifluoromethylsulfonyl)imide, and poly(vinylidene fluoride-co-hexafluoropropylene) as the ion exchange gel, four orders of magnitude improvement in device transconductance and a 100-fold increase in kinetics are demonstrated. The ability of the ion-exchange-gel OECT to record biological signals by measuring the action potentials of a Venus flytrap is demonstrated. These results show the possibility of using interface engineering to open up a wider palette of organic semiconductors as OECTs that can be gated by aqueous solutions.

Bischak, Connor G.↗
DOE OSTI2016

Chemical-free n-type and p-type multilayer-graphene transistors

Here, a single-step doping method to fabricate n- and p-type multilayer graphene (MG) top-gate field effect transistors (GFETs) is demonstrated. The transistors are fabricated on soda-lime glass substrates, with the n-type doping of MG caused by the sodium in the substrate without the addition of external chemicals. Placing a hydrogen silsesquioxane (HSQ) barrier layer between the MG and the substrate blocks the n-doping, resulting in p-type doping of the MG above regions patterned with HSQ. The HSQ is deposited in a single fabrication step using electron beam lithography, allowing the patterning of arbitrary sub-micron spatial patterns of n- and p-type doping. When a MG channel is deposited partially on the barrier and partially on the glass substrate, a p-type and n-type doping profile is created, which is used for fabricating complementary transistors pairs. Unlike chemically doped GFETs in which the external dopants are typically introduced from the top, these substrate doped GFETs allow for a top gate which gives a stronger electrostatic coupling to the channel, reducing the operating gate bias. Overall, this method enables scalable fabrication of n- and p-type complementary top-gated GFETs with high spatial resolution for graphene microelectronic applications.

36 MATERIALS SCIENCE↗
DOE OSTI2020

Soft x-ray absorption spectroscopy and magnetic circular dichroism as operando probes of complex oxide electrolyte gate transistors

Electrolyte-based transistors utilizing ionic liquids/gels have been highly successful in the study of charge-density-controlled phenomena, particularly in oxides. Experimental probes beyond transport have played a significant role, despite challenges in their application in electric double-layer transistors. Here, we demonstrate the application of synchrotron soft x-ray absorption spectroscopy (XAS) and x-ray magnetic circular dichroism (XMCD) as operando probes of the charge state and magnetism in ion-gel-gated ferromagnetic perovskite films. Electrochemical response via oxygen vacancies at positive gate bias in LaAlO 3 (001)/La 0.5 Sr 0.5 CoO 3-δ is used as a test case. XAS/XMCD measurements of 4–25 unit-cell-thick films first probe the evolution of hole doping (from the O K-edge pre-peak) and ferromagnetism (at the Co L-edges), to establish a baseline. Operando soft XAS/XMCD of electrolyte-gated films is then demonstrated, using optimized spin-coated gels with a thickness of ~1 μm and a specific composition. The application of gate voltages up to +4 V is shown to dramatically suppress the O K-edge XAS pre-peak intensity and Co L-edge XMCD, thus enabling the Co valence and ferromagnetism to be tracked upon gate-induced reduction. Soft XAS and XMCD, with appropriate electrolyte design, are thus established to be viable for the operando characterization of electrolyte-gated oxides.

Yu, Biqiong↗
DOE OSTI2019

Low-Voltage, CMOS-Free Synaptic Memory Based on Li X TiO 2 Redox Transistors

Neuromorphic computers based on analogue neural networks aim to substantially lower computing power by reducing the need to shuttle data between memory and logic units. Artificial synapses containing nonvolatile analogue conductance states enable direct computation using memory elements; however, most nonvolatile analogue memories require high write voltages and large current densities and are accompanied by nonlinear and unpredictable weight updates. Here, we develop an inorganic redox transistor based on electrochemical lithium-ion insertion into Li X TiO 2 that displays linear weight updates at both low current densities and low write voltages. The write voltage, as low as 200 mV at room temperature, is achieved by minimizing the open-circuit voltage and using a low-voltage diffusive memristor selector. We further show that the Li X TiO 2 redox transistor can achieve an extremely sharp transistor subthreshold slope of just 40 mV/decade when operating in an electrochemically driven phase transformation regime.

42 ENGINEERING↗
DOE OSTI2023

AlGaN High Electron Mobility Transistor for High-Temperature Logic

Here we report on AlGaN high electron mobility transistor (HEMT)-based logic development, using combined enhancement- and depletion-mode transistors to fabricate inverters with operation from room temperature up to 500°C. Our development approach included: (a) characterizing temperature-dependent carrier transport for different AlGaN HEMT heterostructures, (b) developing a suitable gate metal scheme for use in high temperatures, and (c) over-temperature testing of discrete devices and inverters. Hall mobility data (from 30°C to 500°C) revealed the reference GaN-channel HEMT experienced a 6.9x reduction in mobility, whereas the AlGaN channel HEMTs experienced about a 3.1x reduction. Furthermore, a greater aluminum contrast between the barrier and channel enabled higher carrier densities in the two-dimensional electron gas for all temperatures. The combination of reduced variation in mobility with temperature and high sheet carrier concentration showed that an Al-rich AlGaN-channel HEMT with a high barrier-to-channel aluminum contrast is the best option for an extreme temperature HEMT design. Three gate metal stacks were selected for low resistivity, high melting point, low thermal expansion coefficient, and high expected barrier height. The impact of thermal cycling was examined through electrical characterization of samples measured before and after rapid thermal anneal. The 200-nm tungsten gate metallization was the top performer with minimal reduction in drain current, a slightly positive threshold voltage shift, and about an order of magnitude advantage over the other gates in on-to-off current ratio. After incorporating the tungsten gate metal stack in device fabrication, characterization of transistors and inverters from room temperature up to 500°C was performed. The enhancement-mode (e-mode) devices’ resistance started increasing at about 200°C, resulting in drain current degradation. This phenomenon was not observed in depletion-mode (d-mode) devices but highlights a challenge for inverters in an e-mode driver and d-mode load configuration.

42 ENGINEERING↗
DOE OSTI2020

Thermal Assessment and In-Situ Monitoring of Insulated Gate Bipolar Transistors in Power Electronic Modules: Preprint

Insulated gate bipolar transistor (IGBT) power modules are devices commonly used for switching of high voltages and currents. Usage and environmental conditions can cause these power modules to degrade over time, and this gradual process may eventually lead to catastrophic failure of the device. This degradation process may cause some early performance symptoms related to the state of health of the power module, making it possible to detect reliability degradation of the IGBT module. Testing can be used to accelerate this process, permitting a rapid determination of whether specific declines in device reliability can be characterized. In this study, thermal cycling was conducted on multiple power modules simultaneously in order to assess the effect of thermal cycling on the degradation of the power module. In-situ monitoring of temperature was performed from inside each power module using high temperature thermocouples. Device imaging and characterization was performed along with temperature data analysis, to assess failure modes and mechanisms within the power modules. While the experiment was aimed to assess the potential damage effects of thermal cycling on die attach, results indicated that wirebond degradation was the life limiting failure mechanism.

33 ADVANCED PROPULSION SYSTEMS↗
DOE OSTI2017

Interfacial Charge Engineering in Ferroelectric-Controlled Mott Transistors

Heteroepitaxial coupling at complex oxide interfaces introduces a powerful tool for engineering the charge degree of freedom in strongly correlated materials, which can be utilized to achieve tailored functionalities that are inaccessible in the bulk form. In this work, the charge-transfer effect between two strongly correlated oxides, Sm 0.5 Nd 0.5 NiO 3 (SNNO) and La 0.67 Sr 0.33 MnO 3 (LSMO), is exploited to realize a giant enhancement of the ferroelectric field effect in a prototype Mott field-effect transistor. By switching the polarization field of a ferroelectric Pb(Zr,Ti)O 3 (PZT) gate, nonvolatile resistance modulation in the Mott transistors with single-layer SNNO and bilayer SNNO/LSMO channels is induced. For the same channel thickness, the bilayer channels exhibit up to two orders of magnitude higher resistance-switching ratio at 300 K, which is attributed to the intricate interplay between the charge screening at the PZT/SNNO interface and the charge transfer at the SNNO/LSMO interface. X-ray absorption spectroscopy and X-ray photoelectron spectroscopy studies of SNNO/LSMO heterostructures reveal about 0.1 electron per 2D unit cell transferred between the interfacial Mn and Ni layers, which is corroborated by first-principles density functional theory calculations. The study points to an effective strategy to design functional complex oxide interfaces for developing high-performance nanoelectronic and spintronic applications.

36 MATERIALS SCIENCE↗
NASA NTRS1972

Complementary transistor-transistor logic /CTTL/ - An approach to high-speed micropower logic.

Description of a new approach to micropower integrated circuits that is called complementary transistor-transistor logic (CTTL). This logic combines the inherent low standby power of a complementary inverter with the high speed of the TTL-type input. Results of monolithic fabricated circuits are presented. These circuits are shown to be equally adaptable to hybrid and discrete circuitry.

Stehlin, R. A.↗
DOE OSTI2018

Thick Layered Semiconductor Devices with Water Top-Gates: High On–Off Ratio Field-Effect Transistors and Aqueous Sensors

Layered semiconductors show promise as channel materials for field-effect transistors (FETs). Usually, such devices incorporate solid back or top gate dielectrics. Here, we explore deionized (DI) water as a solution top-gate for field-effect switching of layered semiconductors including SnS 2 , MoS 2 , and black phosphorus. The DI water gate is easily fabricated, can sustain rapid bias changes, and its efficient coupling to layered materials provides high on–off current ratios, near-ideal subthreshold swing, and enhanced short-channel behavior even for FETs with thick, bulk-like channels, where such control is difficult to realize with conventional back gating. Screening by the high-k solution gate eliminates hysteresis due to surface and interface trap states and substantially enhances the field-effect mobility. The onset of water electrolysis sets the ultimate limit to DI water gating at large negative gate bias. Measurements in this regime show promise for aqueous sensing, demonstrated here by the amperometric detection of glucose in aqueous solution. In conclusion, DI water gating of layered semiconductors can be harnessed in research on novel materials and devices, and it may with further development find broad applications in microelectronics and sensing.

36 MATERIALS SCIENCE↗
DOE OSTI2017

Stochastic Gain Degradation in III-V Heterojunction Bipolar Transistors due to Single Particle Displacement Damage

As device dimensions decrease single displacement effects are becoming more important. We measured the gain degradation in III-V Heterojunction Bipolar Transistors due to single particles using a heavy ion microbeam. Two devices with different sizes were irradiated with various ion species ranging from oxygen to gold to study the effect of the irradiation ion mass on the gain change. From the single steps in the inverse gain (which is proportional to the number of defects) we calculated Cumulative Distribution Functions to help determine design margins. The displacement process was modeled using the Marlowe Binary Collision Approximation (BCA) code. The entire structure of the device was modeled and the defects in the base-emitter junction were counted to be compared to the experimental results. While we found good agreement for the large device, we had to modify our model to reach reasonable agreement for the small device.

42 ENGINEERING↗
DOE OSTI2019

Photo‐/Thermal‐Responsive Field‐Effect Transistor upon Blending Polymeric Semiconductor with Hexaarylbiimidazole toward Photonically Programmable and Thermally Erasable Memory Device

Abstract It is shown that the semiconducting performance of field‐effect transistors (FETs) with PDPP4T (poly(diketopyrrolopyrrole‐quaterthiophene)) can be reversibly tuned by UV light irradiation and thermal heating after blending with the photochromic hexaarylbiimidazole compound ( p ‐NO 2 ‐HABI). A photo‐/thermal‐responsive FET with a blend thin film of PDPP4T and p ‐NO 2 ‐HABI is successfully fabricated. The transfer characteristics are altered significantly with current enhanced up to 10 6 ‐fold at V G = 0 V after UV light irradiation. However, further heating results in the recovery of the transfer curve. This approach can be extended to other semiconducting polymers such as P3HT (poly(3‐hexyl thiophene)), PBTTT (poly(2,5‐bis(3‐tetradecylthiophen‐2‐yl)thieno[3,2‐b] thiophene)) and PDPPDTT (poly(diketopyrrolopyrrole‐dithienothiophene)). It is hypothesized that TPIRs (2,4,5‐triphenylimidazolyl radicals) formed from p ‐NO 2 ‐HABI after UV light irradiation can interact with charge defects at the gate dielectric–semiconductor interface and those in the semiconducting layer to induce more hole carriers in the semiconducting channel. The application of the blend thin film of PDPP4T and p ‐NO 2 ‐HABI is further demonstrated to fabricate the photonically programmable and thermally erasable FET‐based nonvolatile memory devices that are advantageous in terms of i) high ON/OFF current ratio, ii) nondestructive reading at low electrical bias, and iii) reasonably highly stable ON‐state and OFF‐state.

Liu, Yidong↗