Search NASA⌕ Search

SEARCH · Search NASA

Results for “layered semiconductors”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 19 records
All sourcesNASA NTRSDOE OSTI
NASA NTRS2009

Lattice-Matched Semiconductor Layers on Single Crystalline Sapphire Substrate

SiGe is an important semiconductor alloy for high-speed field effect transistors (FETs), high-temperature thermoelectric devices, photovoltaic solar cells, and photon detectors. The growth of SiGe layer is difficult because SiGe alloys have different lattice constants from those of the common Si wafers, which leads to a high density of defects, including dislocations, micro-twins, cracks, and delaminations. This innovation utilizes newly developed rhombohedral epitaxy of cubic semiconductors on trigonal substrates in order to solve the lattice mismatch problem of SiGe by using trigonal single crystals like sapphire (Al2O3) as substrate to give a unique growth-orientation to the SiGe layer, which is automatically controlled at the interface upon sapphire (0001). This technology is different from previous silicon on insulator (SOI) or SGOI (SiGe on insulator) technologies that use amorphous SiO2 as the growth plane. A cubic semiconductor crystal is a special case of a rhombohedron with the inter-planar angle, alpha = 90 deg. With a mathematical transformation, all rhombohedrons can be described by trigonal crystal lattice structures. Therefore, all cubic lattice constants and crystal planes (hkl) s can be transformed into those of trigonal crystal parameters. These unique alignments enable a new opportunity of perfect lattice matching conditions, which can eliminate misfit dislocations. Previously, these atomic alignments were thought to be impossible or very difficult. With the invention of a new x-ray diffraction measurement method here, growth of cubic semiconductors on trigonal crystals became possible. This epitaxy and lattice-matching condition can be applied not only to SiGe (111)/sapphire (0001) substrate relations, but also to other crystal structures and other materials, including similar crystal structures which have pointgroup rotational symmetries by 120 because the cubic (111) direction has 120 rotational symmetry. The use of slightly miscut (less than plus or minus 10 deg.) sapphire (0001) substrate can be used to improve epitaxial relationships better by providing attractive atomic steps in the epitaxial process.

Choi, Sang↗
DOE OSTI2025

Exciton dressing by extreme nonlinear magnons in a layered semiconductor

Collective excitations presenting nonlinear dynamics are fundamental phenomena with broad applications. A prime example is nonlinear optics, where diverse frequency mixing processes are central to communication, sensing, wavelength conversion, and attosecond physics. Leveraging recent progress in van der Waals magnetic semiconductors, we demonstrate nonlinear opto-magnonic coupling by presenting exciton states dressed by up to 20 harmonics of magnons, resulting from their nonlinearities, in the layered antiferromagnetic semiconductor CrSBr. We also create tunable optical side bands from sum- and difference-frequency generation between two optically bright magnon modes under symmetry breaking magnetic fields. Moreover, the observed difference-frequency generation mode can be continuously tuned into resonance with one of the fundamental magnons, resulting in parametric amplification of magnons. These findings realize the modulation of the optical frequency exciton with the extreme nonlinearity of magnons at microwave frequencies, which could find applications in magnonics and hybrid quantum systems, and provide new avenues for implementing opto-magnonic devices.

Diederich, Geoffrey M.↗
DOE OSTI2024

Coexistence of Interacting Charge Density Waves in a Layered Semiconductor

Coexisting orders are key features of strongly correlated materials and underlie many intriguing phenomena from unconventional superconductivity to topological orders. Here, we report the coexistence of two interacting charge-density-wave (CDW) orders in EuTe 4 , a layered crystal that has drawn considerable attention owing to its anomalous thermal hysteresis and a semiconducting CDW state despite the absence of perfect FS nesting. By accessing unoccupied conduction bands with time- and angle-resolved photoemission measurements, we find that mono- and bi-layers of Te in the unit cell host different CDWs that are associated with distinct energy gaps. The two gaps display dichotomous evolutions following photoexcitation, where the larger bilayer CDW gap exhibits less renormalization and faster recovery. Surprisingly, the CDW in the Te monolayer displays an additional momentum-dependent gap renormalization that cannot be captured by density-functional theory calculations. This phenomenon is attributed to interlayer interactions between the two CDW orders, which account for the semiconducting nature of the equilibrium state. Finally, our findings not only offer microscopic insights into the correlated ground state of EuTe 4 but also provide a general non-equilibrium approach to understand coexisting, layer-dependent orders in a complex system.

71 CLASSICAL AND QUANTUM MECHANICS, GENERAL PHYSIC↗
DOE OSTI2023

Layered Semiconductor Cr 0.32 Ga 0.68 Te 2.33 with Concurrent Broken Inversion Symmetry and Ferromagnetism: A Bulk Ferrovalley Material Candidate

The valleytronic state found in group-VI transition-metal dichalcogenides such as MoS2 has attracted immense interest since its valley degree of freedom could be used as an information carrier. However, valleytronic applications require spontaneous valley polarization. Such an electronic state is predicted to be accessible in a new ferroic family of materials, i.e., ferrovalley materials, which features the coexistence of spontaneous spin and valley polarization. Although many atomic monolayer materials with hexagonal lattices have been predicted to be ferrovalley materials, no bulk ferrovalley material candidates have been reported or proposed. Here, in this work, we show that a new non-centrosymmetric van der Waals (vdW) semiconductor Cr 0.32 Ga 0.68 Te 2.33 , with intrinsic ferromagnetism, is a possible candidate for bulk ferrovalley material. This material exhibits several remarkable characteristics: (i) it forms a natural heterostructure between vdW gaps, a quasi-two-dimensional (2D) semiconducting Te layer with a honeycomb lattice stacked on the 2D ferromagnetic slab comprised of the (Cr, Ga)-Te layers, and (ii) the 2D Te honeycomb lattice yields a valley-like electronic structure near the Fermi level, which, in combination with inversion symmetry breaking, ferromagnetism, and strong spin-orbit coupling contributed by heavy Te element, creates a possible bulk spin-valley locked electronic state with valley polarization as suggested by our DFT calculations. Further, this material can also be easily exfoliated to 2D atomically thin layers. Therefore, this material offers a unique platform to explore the physics of valleytronic states with spontaneous spin and valley polarization in both bulk and 2D atomic crystals.

37 INORGANIC, ORGANIC, PHYSICAL, AND ANALYTICAL CH↗
NASA NTRS1991

Flange Correction For Metal-To-Metal Contacts

Improved mathematical model provides correction for flange effect in estimating resistance of square contact between two metal layers from standard four-terminal measurements. Extended version of one developed previously for contact between metal layer and semiconductor layer, wherein flange effect important in semiconductor layer only. Here flange effect in both metal layers significant. Interfacial resistances extracted more accurately.

Lieneweg, Udo↗
NASA NTRS1998

Buried Porous Silicon-Germanium Layers in Monocrystalline Silicon Lattices

Monocrystalline semiconductor lattices with a buried porous semiconductor layer having different chemical composition is discussed and monocrystalline semiconductor superlattices with a buried porous semiconductor layers having different chemical composition than that of its monocrystalline semiconductor superlattice are discussed. Lattices of alternating layers of monocrystalline silicon and porous silicon-germanium have been produced. These single crystal lattices have been fabricated by epitaxial growth of Si and Si-Ge layers followed by patterning into mesa structures. The mesa structures are strain etched resulting in porosification of the Si-Ge layers with a minor amount of porosification of the monocrystalline Si layers. Thicker Si-Ge layers produced in a similar manner emitted visible light at room temperature.

Fathauer, Robert W.↗
NASA NTRS2017

340 Ghz Multipixel Transceiver

A multi-pixel terahertz transceiver is constructed using a stack of semiconductor layers that communicate using vias defined within the semiconductor layers. By using a stack of semiconductor layers, the various electrical functions of each layer can be tested easily without having to assemble the entire transceiver. In addition, the design allows the production of a transceiver having pixels set 10 mm apart.

Chattopadhyay, Goutam↗
NASA NTRS2004

Reproducible Growth of High-Quality Cubic-SiC Layers

Semiconductor electronic devices and circuits based on silicon carbide (SiC) are being developed for use in high-temperature, high-power, and/or high-radiation conditions under which devices made from conventional semiconductors cannot adequately perform. The ability of SiC-based devices to function under such extreme conditions is expected to enable significant improvements in a variety of applications and systems. These include greatly improved high-voltage switching for saving energy in public electric power distribution and electric motor drives; more powerful microwave electronic circuits for radar and communications; and sensors and controls for cleaner-burning, more fuel-efficient jet aircraft and automobile engines.

Neudeck, Philip G.↗
DOE OSTI2023

Patterned nanochannel sacrificial layer for semiconductor substrate reuse

Described herein are systems and methods of utilizing nanochannels generated in the sacrificial layer of a semiconductor substrate to increase epitaxial lift-off speeds and facilitate reusability of GaAs substrates. The provided systems and methods may utilize unique nanochannel geometries to increase the surface area exposed to the etchant and further decrease etch times.

Mangum, John Stanley↗
DOE OSTI2024

Insulator‐to‐Metal Transition and Isotropic Gigantic Magnetoresistance in Layered Magnetic Semiconductors

Magnetotransport, the response of electrical conduction to external magnetic field, acts as an important tool to reveal fundamental concepts behind exotic phenomena and plays a key role in enabling spintronic applications. Magnetotransport is generally sensitive to magnetic field orientations. In contrast, efficient and isotropic modulation of electronic transport, which is useful in technology applications such as omnidirectional sensing, is rarely seen, especially for pristine crystals. Here a strategy is proposed to realize extremely strong modulation of electron conduction by magnetic field which is independent of field direction. GdPS, a layered antiferromagnetic semiconductor with resistivity anisotropies, supports a field-driven insulator-to-metal transition with a paradoxically isotropic gigantic negative magnetoresistance insensitive to magnetic field orientations. This isotropic magnetoresistance originates from the combined effects of a near-zero spin–orbit coupling of Gd 3+ -based half-filling ƒ-electron system and the strong on-site f – d exchange coupling in Gd atoms. These results not only provide a novel material system with extraordinary magnetotransport that offers a missing block for antiferromagnet-based ultrafast and efficient spintronic devices, but also demonstrate the key ingredients for designing magnetic materials with desired transport properties for advanced functionalities.

36 MATERIALS SCIENCE↗
DOE OSTI2023

Wide band gap semiconductor NAND based neutron detection systems and methods

A wide band gap semiconductor NAND based neutron detection system includes a semiconductor layer comprising a wide band gap material with a neutron absorber material in the wide band gap material, and the semiconductor layer is the only layer of the wide band gap semiconductor NAND based neutron detection system fabricated with the neutron absorber material.

Preston, Jeffrey Robert↗
NASA NTRS2006

Highly Efficient Multilayer Thermoelectric Devices

Multilayer thermoelectric devices now at the prototype stage of development exhibit a combination of desirable characteristics, including high figures of merit and high performance/cost ratios. These devices are capable of producing temperature differences of the order of 50 K in operation at or near room temperature. A solvent-free batch process for mass production of these state-of-the-art thermoelectric devices has also been developed. Like prior thermoelectric devices, the present ones have commercial potential mainly by virtue of their utility as means of controlled cooling (and/or, in some cases, heating) of sensors, integrated circuits, and temperature-critical components of scientific instruments. The advantages of thermoelectric devices for such uses include no need for circulating working fluids through or within the devices, generation of little if any noise, and high reliability. The disadvantages of prior thermoelectric devices include high power consumption and relatively low coefficients of performance. The present development program was undertaken in the hope of reducing the magnitudes of the aforementioned disadvantages and, especially, obtaining higher figures of merit for operation at and near room temperature. Accomplishments of the program thus far include development of an algorithm to estimate the heat extracted by, and the maximum temperature drop produced by, a thermoelectric device; solution of the problem of exchange of heat between a thermoelectric cooler and a water-cooled copper block; retrofitting of a vacuum chamber for depositing materials by sputtering; design of masks; and fabrication of multilayer thermoelectric devices of two different designs, denoted I and II. For both the I and II designs, the thicknesses of layers are of the order of nanometers. In devices of design I, nonconsecutive semiconductor layers are electrically connected in series. Devices of design II contain superlattices comprising alternating electron-acceptor (p)-doped and electron-donor (n)-doped, nanometer- thick semiconductor layers.

Boufelfel, Ali↗
NASA NTRS2004

Self-contained sub-millimeter wave rectifying antenna integrated circuit

The invention is embodied in a monolithic semiconductor integrated circuit in which is formed an antenna, such as a slot dipole antenna, connected across a rectifying diode. In the preferred embodiment, the antenna is tuned to received an electromagnetic wave of about 2500 GHz so that the device is on the order of a wavelength in size, or about 200 microns across and 30 microns thick. This size is ideal for mounting on a microdevice such as a microrobot for example. The antenna is endowed with high gain in the direction of the incident radiation by providing a quarter-wavelength (30 microns) thick resonant cavity below the antenna, the cavity being formed as part of the monolithic integrated circuit. Preferably, the integrated circuit consists of a thin gallium arsenide membrane overlying the resonant cavity and supporting an epitaxial Gallium Arsenide semiconductor layer. The rectifying diode is a Schottky diode formed in the GaAs semiconductor layer and having an area that is a very small fraction of the wavelength of the 2500 GHz incident radiation. The cavity provides high forward gain in the antenna and isolation from surrounding structure.

Siegel, Peter H.↗
DOE OSTI2024

High Mobility, High Carrier Density SnSe 2 Field‐Effect Transistors with Ultralow Subthreshold Swing and Gate‐Controlled Photoconductance Switching

2D and layered semiconductors are considered as promising electronic materials, particularly for applications that require high carrier mobility and efficient field-effect switching combined with mechanical flexibility. To date, however, the highest mobility has been realized primarily at low carrier concentration. Here, it is shown that few-layer/multilayer SnSe 2 gated by a solution top gate combines very high room-temperature electron mobility (up to 800 cm 2 V −1 s −1 ), along with large on-off current ratios (>10 5 ) and a subthreshold swing below the thermodynamic limit (50 mV per decade) in field-effect devices, at exceptionally large sheet carrier concentrations of ≈10 13 cm −2 . Observed mobility enhancements upon partial depletion of the channel point to near-surface defects or impurities as the mobility-limiting scattering centers. Under illumination, the resulting gap states give rise to gate-controlled switching between positive and negative photoconductance. The results qualify SnSe 2 as a promising layered semiconductor for flexible and wearable electronics, as well as for the realization of advanced approaches to photodetection.

36 MATERIALS SCIENCE↗
DOE OSTI2024

Integration of layered group IV selenides: From SnSe–SnSe 2-x S x core-shell crystals to complex (SnSe–SnSe 2-x S x )-GeSe van der waals heterostructures

The layered semiconductor tin selenide (SnSe) has received extensive interest due to its promising thermoelectric and ferroelectric properties. Integrating SnSe with other layered crystals in heterostructures can enable the modification of charge- and thermal transport, electrical polarization, and other properties such as chemical stability, optoelectronics, and photonics. Here, we demonstrate the vapor transport synthesis of single-crystalline SnSe monochalcogenide flakes that are spontaneously encapsulated in a thin layered SnSe 2-x S x dichalcogenide shell. In a second growth step, such SnSe-SnSe 2-x S x heterostructures are integrated with the monochalcogenide GeSe, which is laterally stitched to the SnSe side facets while preserving the dichalcogenide shell across the basal facets. This architecture is confirmed by optical microscopy, electron microscopy and diffraction, energy dispersive X-ray and Raman spectroscopies, as well as cathodoluminescence spectroscopy. Furthermore, the results extend our capabilities for materials integration by forming complex heterostructures with both vertical van der Waals interfaces and covalent lateral interfaces between layered semiconductors.

2D layered crystals↗
DOE OSTI2025

UV-Enabled Defect Engineering in Multilayer GaSe and InSe and UV Writing of the Grating Pattern

III–VI post-transition-metal chalcogenides are layered semiconductor materials that exhibit direct band gaps in multilayers. Defect engineering is essential in 2D layered semiconductors for functional devices. Here, in this work, we report defect engineering in multilayer gallium selenide (GaSe) and indium selenide (InSe), where defects generated by ultraviolet (UV, 325 nm) laser irradiation result in an additional photoluminescence (PL) line. The additional PL line is due to defect-bound excitons. Characteristics of the defect emission are similar in GaSe and InSe samples subjected to UV irradiation, air annealing, and hydrostatic pressure. Two-beam UV interference was applied to create grating patterns with a periodic array of low and high densities of defects in GaSe. Density functional theory has identified the defect type in GaSe. The results provide valuable insights into defect generation and UV scribing of photonic circuits in 2D Se-based multilayers for optical integration in a 2D platform.

2D multilayered materials↗