Search NASA⌕ Search

SEARCH · Search NASA

Results for “p-type transistor”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

12 records
All sourcesNASA NTRSDOE OSTI
DOE OSTI2026

Efficient and Robust p-Type Transistor Based on Ultrawide-Bandgap Semiconductor

The p-type transistor is an indispensable component of semiconductor technology, enabling a complementary operation with n-channel transistors for computation, storage, and communication. Achieving both high robustness and high efficiency is highly desirable but challenging for p-type transistors due to the limited semiconductors with reliable hole transport and their high activation energies. Here, in this study, we achieved a robust yet efficient p-type transistor by heterogeneously integrating an ultrawide-bandgap semiconductor and a high-κ dielectric layer through van der Waals integration. The p-type transistor employs a two-dimensional hole channel on hydrogenated diamond (bandgap 5.6 eV) combined with a high-κ (30.5) SrTiO 3 perovskite membrane. At room temperature, the transistor exhibits stable operation with a high on-current (∼200 mA/mm), low subthreshold swing (70 mV/dec), high hole mobility (566 cm 2 /(V·s) to 572 cm 2 /(V·s)), and high on–off ratio (∼10 9 ). Furthermore, tuning the annealing temperature allows operation in either enhancement or depletion mode. The robust p-type transistor with high efficiency holds great potential for future power electronics, ultraviolet (UV) optoelectronics, and harsh-environment electronic applications.

high-κ membrane↗
DOE OSTI2025

Thermally Stable Ruthenium Contact for Robust p‑Type Tellurium Transistors

Tellurium (Te) is attractive for p-channel transistors due to its high hole mobility. Despite having a low thermal budget suitable for back-end-of-line (BEOL) monolithic integration, the practical realization of Te transistors is hindered by its thermal stability. In this work, we investigate thermal stability for Te thin films grown via scalable thermal evaporation. Our findings identify ruthenium as a more thermally stable contact for p-type Te transistors, capable of withstanding temperatures up to 250 °C. Ruthenium exhibits significantly lower diffusivity in Te compared to other contact metals commonly used such as nickel and palladium. Using the transfer-length method, we measured a contact resistance of 1.25 kΩ·μm at the ruthenium-tellurium interface. Additionally, the incorporation of high-κ ZrO2 encapsulation not only suppresses the sublimation of the Te channel at elevated temperatures but also serves as the gate dielectric in top-gate devices operating at 1 V, achieving an on/off current ratio of 105.

Rahman, I K M Reaz↗
DOE OSTI2026

Low resistance p-type contacts to monolayer WSe2 through chlorinated solvent doping

Tungsten diselenide (WSe 2 ) is a promising p-type semiconductor limited by high contact resistance (R C ) and the lack of a reliable doping strategy. Here, we demonstrate that exposing WSe 2 to chloroform provides simple and stable p-type doping. In monolayer WSe 2 transistors with Pd contacts, chloroform increases the maximum hole current by over 100× (>200 µA/µm), reduces R C to ~ 2.5 kΩ·μm, and retains an on/off ratio of 10 10 at room temperature. These improvements persist for over 8 months, survive a 150 °C thermal anneal, and remain effective down to 10 K, enabling a cryogenic R C of ~ 1 kΩ·μm. Density functional theory indicates that chloroform strongly physisorbs to WSe 2 , inducing hole doping with minimal impact on the electronic states between the valence band and conduction band edges. Auger electron spectroscopy and atomic force microscopy suggest that chloroform intercalates at the WSe 2 interface with the gate oxide, contributing to doping stability and mitigating interfacial dielectric disorder, though further studies are needed to conclusively confirm this mechanism. This robust, scalable approach enables high-yield WSe 2 transistors with good p-type performance.

42 ENGINEERING↗
DOE OSTI2025

Pick-and-Place Transfer of Arbitrary-Metal Electrodes for van der Waals Device Fabrication

Van der Waals electrode integration is a promising strategy to create nearly perfect interfaces between metals and 2D materials, with advantages such as eliminating Fermi-level pinning and reducing contact resistance. However, the lack of a simple, generalizable pick-and-place transfer technology has greatly hampered the wide use of this technique. Here, we demonstrate the pick-and-place transfer of prefabricated electrodes from reusable polished hydrogenated diamond substrates without the use of any sacrificial layers due to the inherent low-energy and dangling-bond-free nature of the hydrogenated diamond surface. The technique enables transfer of arbitrary-metal electrodes and an electrode array, as demonstrated by successful transfer of eight different elemental metals with work functions ranging from 4.22 to 5.65 eV. We also demonstrate the electrode array transfer for large-scale device fabrication. The mechanical transfer of metal electrodes from diamond to van der Waals materials creates atomically smooth interfaces with no interstitial impurities or disorder, as observed with cross-section high-resolution transmission electron microscopy and energy-dispersive X-ray spectroscopy. As a demonstration of its device application, we use the diamond transfer technique to create metal contacts to monolayer transition metal dichalcogenide semiconductors with high-work-function Pd, low-work-function Ti, and semimetal Bi to create n- and p-type field-effect transistors with low Schottky barrier heights. We also extend this technology to air-sensitive materials (trilayer 1T’ WTe 2 ) and other applications such as ambipolar transistors, Schottky diodes, and optoelectronics. This highly reliable and reproducible technology paves the way for new device architectures and high-performance devices.

2D materials↗
DOE OSTI2026

Growth of Low-Defect WSe 2 Film via High-Purity van der Waals Crystal Precursor

Two-dimensional (2D) semiconducting transition metal dichalcogenides (TMDs) exhibit exceptional electrical and optical properties, empowering their promising prospects for future nanoelectronics. Despite major advances in n-type 2D semiconductors, the field has yet to synthesize high-mobility p-type 2D TMDs, in particular WSe 2 , and systematically query the influence of defects. In this study, we unveil the pivotal role of substitutional impurity defects vis-à-vis the precursor used and growth method employed in defining the quality of 2D p-type WSe 2 . Density functional theory calculations suggest the adverse effect of Fe-, Co-, Ni- and Si-substituted W impurity defects on the mobility of WSe 2 , whereas defects such as O-, S-substituted Se and Mo-substituted W pose negligible impact. Guided by the theory, we pinpoint van der Waals (vdW) crystals, commonly used in mechanical exfoliation, as the optimal precursor, and develop a facile vdW crystal physical vapor deposition (PVD) method to grow high-purity monolayer 2D WSe 2 film (VPVD-WSe 2 ) that is continuous across a centimeter scale. A suite of spectroscopies confirms the markedly reduced defect density of the as-synthesized WSe 2 compared to those by typical chemical vapor deposition methods, and by PVD with commercial or hydrothermal precursors. Scanning tunneling microscopy further evidence the ultralow substitutional impurity defect density of VPVD-WSe 2 , greatly outperforming the control samples and approaching the mechanically exfoliated counterparts. The VPVD-WSe 2 based field-effect transistors exhibit notable electrical performance with record-high field-effect hole mobility up to 112 cm 2 V –1 s –1 at room temperature, exceeding the best-reported monolayer WSe 2 synthesized by chemical vapor deposition and rivaling the mechanically exfoliated 2D WSe 2 flakes.

WSe2↗
DOE OSTI2026

Plasma-Enhanced Atomic Layer Deposition Synthesis of Nanolayered Molybdenum Diselenide (MoSe 2 ) Thin Films for Nanoelectronics

Nanolayered molybdenum diselenide (MoSe 2 ) thin films were synthesized by plasma-enhanced atomic layer deposition (PE-ALD) using molybdenum pentachloride (MoCl 5 ) and diethyldiselenide (C 4 H 10 Se 2 ) precursors. Scanning and transmission electron microscopy revealed horizontally stacked nanolayers near the substrate and vertically oriented nanosheets at the surface of the film. X-ray diffraction confirmed the (002), (100), and (110) reflections of crystalline MoSe 2 , while X-ray photoelectron spectroscopy showed relative atomic concentrations of 33.5% Mo and 66.5% Se, consistent with stoichiometric MoSe 2 . Raman spectra exhibited characteristic E 1g , A 1g , and E$^1_{2g}$ vibrational modes. Field-effect transistors incorporating PE-ALD-grown MoSe 2 as the channel material displayed p-type behavior, demonstrating the potential of nanolayered MoSe 2 for nanoelectronic applications. This work demonstrates the feasibility of low-temperature, stoichiometric growth of nanolayered MoSe 2 by PE-ALD and its direct integration into transistor architectures.

36 MATERIALS SCIENCE↗
DOE OSTI2026

Negative Schottky Barriers and Spin-Polarized Fermi Crossings at WSe 2 /NbSe 2 Interfaces

Discovering and engineering spin-polarized surface states in the electronic structures of condensed matter systems is a crucial first step in the development of spintronic devices, wherein spin-polarized bands crossing the Fermi level can facilitate information transfer. Here, through nanofocused angle-resolved photoemission spectroscopy (nano-ARPES) and density functional theory-based calculations, we show that the interface between monolayer WSe 2 and metallic NbSe 2 exhibits a negative Schottky barrier height of ∼ −30 meV: the K-point valleys of the semiconducting layer are shifted by ∼800 meV to produce a surface-localized Fermi surface populated only by spin-polarized charge carriers. By increasing the WSe 2 thickness, the Fermi pockets can be moved from K to Γ, demonstrating tunability of novel semimetallic phases that exist atop a substrate additionally possessing charge density wave and superconducting phases. Together, this study provides a spectroscopic understanding into p-type, Schottky barrier-free interfaces, which are of urgent interest for bypassing the limitations of current-generation vertical field effect transistors, in addition to longer-term spintronics development.

2D material heterostructures↗
DOE OSTI2025

Impact of 12-nm FinFET Technology Variations on TID Effects: A Comparative Study of GF 12LP and 12LP+ at the Transistor Level

Here, this article presents a comparative analysis of total ionizing dose (TID) response in GlobalFoundries’ (GF) 12 low-power (LP) and 12LP+12-nm bulk fin field effect transistor (FinFET) technologies using 10-keV X-rays. Our findings show that 12LP+ n-type transistors demonstrate higher sensitivity to TID degradation of the off-state leakage drain current compared to 12LP. Data indicate that for both 12LP and 12LP+, transistors with higher threshold voltages (VTs) exhibit lower off-state drain-source leakage postirradiation compared to transistors with lower VTs. Data consistently show that transistors with fewer fins per transistor show superior TID tolerance, in both 12LP and 12LP+ technologies. Lower VT transistors in both technologies display similar preirradiation leakage currents. On the other hand, higher VT transistors in 12LP+ show lower preirradiation leakage currents than those in 12LP, highlighting that the front-end-of-line of 12LP+ technology has been modified compared to 12LP. p-type devices in 12LP+ presented negligible degradation. Larger TID sensitivity in 12LP+ might be attributed to the implementation of dual-metal gate work functions, reduced halo doping, deeper source/drain (S/D) doping profiles, and/or 12LP+ having narrower fins compared to 12LP.

Dual-metal gate work functions↗
DOE OSTI2026

Revealing the Full Potential of Glycolated Mixed Ionic-Electronic Semiconductors – Symmetric Monomer Polymerization to Boost Electrochemical Transistor Performance

Organic electrochemical transistors (OECTs) enable the transduction of ionic signals into electronic outputs, positioning them as ideal candidates for next-generation sensing and (bio)signal processing applications. Recent years have witnessed the development of various OECT channel materials, affording insights into structural fine-tuning to achieve optimal performance and/or stability. However, homocouplings, commonly present in alternating conjugated polymers, have largely been overlooked. This study investigates the effect of homocoupling on OECT materials by employing two synthesis methods – standard Stille polymerization and an alternative symmetric approach – to create the p-type enhancement-mode benchmark polymer pgBTTT. The impact of homocoupling, and its absence, is studied by comparing the bulk properties of the two polymers and evaluating their respective OECT metrics. The new, homocoupling-free polymer exhibits a notably improved OECT performance ( μC *), mainly due to an average 3-fold increase in electronic mobility (μ).

defects↗
DOE OSTI2025

High-performance n-Type Polymers Based on Multiple Electron-withdrawing Groups Decorated ( E )-1,2-Di(thiophen-2-yl)ethene Building Blocks

The performance of n-type conjugated polymers lags far behind that of p-type polymers, which significantly restricts the development of organic electronics. The (E)-1,2-di(thiophen-2-yl)ethene (TVT) unit, owing to its unique advantages, has been widely applied in the design of p-type polymer semiconductors. Previous studies have demonstrated that introducing electron-withdrawing groups can lower the frontier orbital energy levels of polymers and enhance electron injection/transporting capabilities. Based on this, we proposed incorporating multiple electronwithdrawing groups, such as amide groups, fluorine atoms, and cyano groups, into the polymer backbones of TVT-based polymer to facilitate the electron transport. Here, we successfully designed and synthesized the polymers TVTDA-4FTVT and TVTDA-2F2CNTVT. Both polymers exhibited low frontier orbital energy levels. Due to its significantly higher crystallization tendency and favorable intermolecular packing structure, the organic field-effect transistor (OFET) device based on TVTDA-4FTVT demonstrated an electron mobility one order of magnitude higher than that of TVTDA-2F2CNTVT. TVTDA-4FTVT showed the highest electron mobility of 0.87 cm 2 ·V −1 ·s −1 , while TVTDA-2F2CNTVT exhibited the highest electron mobility of 0.049 cm 2 ·V −1 ·s −1 . Owing to its deeper lowest unoccupied molecular orbital (LUMO) level, the OFET devices based on TVTDA-2F2CNTVT showed good air stability after being placed in a natural environment for 15 d.

36 MATERIALS SCIENCE↗
DOE OSTI2025

Quantitative characterization of ZrO2 gate dielectric interface with tellurium

Tellurium (Te) has recently emerged as a promising p-type semiconductor that can be processed at low temperatures, compatible with back end of line CMOS integration. Characterization of tellurium–dielectric interfaces is essential for further device advancements. Here, the interface quality of Te with ZrO2 gate dielectric is studied in a metal-oxide semiconductor capacitor structure. The interface trap density (Dit) is measured as a function of atomic layer deposition (ALD) temperature, without the use of a seed layer. Given the low thermal budget of Te, the ALD temperature is shown to be particularly important. The lowest Dit of 5 × 1012 states/cm2 eV is obtained at a low ALD process temperature of 120 °C. To further assess the impact of Dit on device performance, field-effect transistors (FETs) were fabricated. The subthreshold swing and effective hole mobility of the FETs were analyzed in relation to Dit, emphasizing the importance of a defect-minimized interface for enhancing Te transistor performance.

Byeon, Kyeong-Jae↗
DOE OSTI2025

Raman Laser-Induced Structural Modification in CVD-Grown Monolayer MoS 2 for Multi-Purposed Nanofabrication

Molybdenum disulfide (MoS 2 ) has been extensively explored to be utilized as an electronic material in a variety of device applications. In particular, the tunability of MoS 2 enhances its electrical properties making it an intriguing candidate for field-effect transistors (FETs), while also extending beyond electrical properties to structural phase engineering. Laser-induced modifications, particularly with Raman lasers, offer a straightforward method to modulate materials via thermal processes with precise patterning control and energy-level flexibility. However, most studies on the modification of MoS 2 have focused on multilayered structures or have been conducted under low-power laser conditions, leaving the feasibility of structural modifications in monolayer MoS 2 elusive. In this study, we fundamentally elucidated the effects of high-power Raman laser irradiation on the surface of chemical vapor deposition (CVD)-grown monolayer MoS 2 under ambient conditions and uncovered the underlying mechanisms of laser-induced modifications by applying intense photon energy with highly interactive reactions. Our results revealed both etching and deposition phenomena in two discernible regions, and it can be demonstrated by intensity regimes based on the spatial distribution of laser irradiance within the laser-irradiated spot. Furthermore, phase transition was found to be inhibited due to the promoted oxidation and the deposition of hydrogenated amorphous carbon (a-C:H), and p-type doping was observed, likely occurring in the region beneath the a-C:H deposition as substitutional doping on the 2H phase of MoS 2 . To compare the thermal effects, MoS 2 modifications were further analyzed using simplified heat transfer estimations. In conclusion, these findings deepen our understanding of how Raman laser irradiation modifies MoS 2 under ambient conditions, providing guidelines for optimizing its modification processes.

36 MATERIALS SCIENCE↗