Search NASA⌕ Search

SEARCH · Search NASA

Results for “switching ratio”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 19 records

Origin of large variations of current on/off ratio and switching voltage in atomically thin memristors: an exascale ab initio transport study

Nonvolatile resistive switching in two-dimensional monolayers opens a new avenue for high-density memory/computing devices. However, questions remain as to why the current on/off ratio and switching voltage vary significantly among different devices. Here, we simulate electronic transport of large systems consisting of a h-BN monolayer sandwiched by gold electrodes, enabled by an implementation of the nonequilibrium Green’s function method in the exascale density functional theory (DFT) code: Real-space MultiGrid. Systematic calculations reveal that the wide range of on/off ratios is due to variations in interface distances between the electrode and h-BN that significantly modulate their wavefunction overlap. In addition, DFT calculations demonstrate that the energy barrier of a gold atom dissociating from the electrode to h-BN increases dramatically with the interface distance, thereby explaining the strong dependence of the switching voltage on distance. Our work demonstrates the significance of interface distance in governing the current on/off ratio and switching voltage.

Electronic devices↗

Ferroelectric Domain Wall Engineering Enables Thermal Modulation in PMN–PT Single Crystals

Acting like thermal resistances, ferroelectric domain walls can be manipulated to realize dynamic modulation of thermal conductivity ( k ), which is essential for developing novel phononic circuits. Despite the interest, little attention has been paid to achieving room-temperature thermal modulation in bulk materials due to challenges in obtaining a high thermal conductivity switching ratio ( k high / k low ), particularly in commercially viable materials. Here, room-temperature thermal modulation in 2.5 mm-thick Pb(Mg 1/3 Nb 2/3 )O 3 – x PbTiO 3 (PMN– x PT) single crystals is demonstrated. With the use of advanced poling conditions, assisted by the systematic study on composition and orientation dependence of PMN– x PT, a range of thermal conductivity switching ratios with a maximum of ≈1.27 is observed. Further, simultaneous measurements of piezoelectric coefficient (d 33 ) to characterize the poling state, domain wall density using polarized light microscopy (PLM), and birefringence change using quantitative PLM reveal that compared to the unpoled state, the domain wall density at intermediate poling states (0< d 33 33,max ) is lower due to the enlargement in domain size. At optimized poling conditions (d 33,max ), the domain sizes show increased inhomogeneity that leads to enhancement in the domain wall density. This work highlights the potential of commercially available PMN– x PT single crystals among other relaxor-ferroelectrics for achieving temperature control in solid-state devices.

36 MATERIALS SCIENCE↗

Demonstration and characterization of insertable passive thermal switches for dynamic building envelopes

A dynamic building envelope integrated with thermal energy storage, such as phase change material (PCM), is an emerging technology that offers a promising solution to improve the energy efficiency of buildings. This study reports the development of insertable thermal switches, which modulate thermal resistance, thereby making building envelopes dynamic and enhancing the use of free ambient heating and cooling. The reported thermal switches are passive, meaning they work solely based on indoor and outdoor temperatures. A single switch when inserted into 10 × 10-in (0.064-m 2 ) XPS foam board insulation demonstrates effective thermal conductivity of 0.050 W/m-K in the resistive state and 0.285 W/m-K in the conductive state. Thermal switches exhibit an effective switching ratio of 5.7, with no noticeable degradation in performance over 770 cycles. Additionally, when integrated into a wall sample containing a PCM layer, switches significantly reduce the PCM solidification time by 43.2% during the cooling process.

32 ENERGY CONSERVATION, CONSUMPTION, AND UTILIZATI↗

Bio-Based Phase Change Materials (PCMs) for Thermal Energy Storage (Final Scientific/Technical Report)

The goal of this project is to develop a novel bio-based phase change material (PCM) derived from squid ring teeth (SRT) proteins, and design a prototype heat exchanger based on these bio-based PCMs for energy storage and dynamic heat exchange for building thermal energy storage systems. The PCMs, derived from SRT proteins, will demonstrate room temperature energy storage capacities and switchable thermal conductivities that redefine the current state-of-the-art (SOA) for building thermal energy storage. Further, in a single material and with a single manufacturing processes, our proposed thermal battery will be developed with “on demand” thermal conductivity for rapid charging/discharging but superior insulation during energy storage periods. More specifically, our bio-based PCMs have demonstrated: 1) the potential for increased energy storage capacity (i.e., greater than paraffines at room temperature); 2) tunability in thermal conductivity with the largest thermal conductivity switching ratios for an intrinsic material reported to date, and 3) a 100% recyclable and biodegradable PCM with low volatility and toxicity and scalability in its manufacture for both residential and commercial applications. The already established ability for roll-to-roll processing of these non-toxic, non-flammable SRT composites along with their carbon-neutral manufacturing processes that has been pioneered by our team make this solution a disruptive and impactful technology to redefine the current SOA of energy storage technologies. The outcomes of this effort have been: 1) the identification of new bio-based PCM that establishes a new SOA for thermal conductivity and energy storage density at room temperature and 2) the development of a new experimental technique to measure the energy storage density via latent heat measurements during melting of thin films. This new technique can be applied to thin films (as thin as < 1 micrometer), and represents a novel approach for thin film energy storage density measurements. Dynamic thermal energy storage is the missing technology that will enable a grid- interactive efficient building (GEB). For a “smart” building capable of connecting with the power grid, the media must be inexpensive and possess thermal switching capabilities to control the time-dependent heat flow into (and out of) the PCM on demand. Unique to the material system in this program, programmable SRT-based PCM show improvements as compared to traditionally used PCMs, and thus its technical performance will represent a leap forward for the future GEB concept.

25 ENERGY STORAGE↗

Dielectric-Engineered Monolayer MoS 2 Memtransistors for Brain-Inspired Computing with High Recognition Accuracy

Two-dimensional transition metal dichalcogenides (2D-TMDs)-based memtransistors have emerged as promising candidates for neuromorphic hardware due to their exceptional ability to emulate synaptic behavior. However, many existing 2D-TMDs memtransistors rely on polycrystalline channels with grain boundaries or defects introduced through postgrowth treatments, raising concerns about material integrity and the preservation of intrinsic properties. Here, in this work, we demonstrate a monocrystalline monolayer MoS 2 memtransistor fabricated on a silicon nitride (SiN X ) substrate, achieving a large resistive switching ratio of 10 4 , a dynamic range exceeding 90, along with highly linear and symmetric weight updates, minimal cycle-to-cycle variability, and low device-to-device variability. These attributes are critical for enabling high-performance neuromorphic hardware. Based on experimental data, we further show that these artificial synapses enable a recognition accuracy of more than 97% on the MNIST handwritten digits data set. Our findings present a straightforward approach to realizing 2D-TMDs memtransistors through dielectric engineering, offering a promising platform for next-generation neuromorphic computing systems.

2D TMDs↗

Record high room temperature resistance switching in ferroelectric-gated Mott transistors unlocked by interfacial charge engineering

Abstract The superior size and power scaling potential of ferroelectric-gated Mott transistors makes them promising building blocks for developing energy-efficient memory and logic applications in the post-Moore’s Law era. The close to metallic carrier density in the Mott channel, however, imposes the bottleneck for achieving substantial field effect modulation via a solid-state gate. Previous studies have focused on optimizing the thickness, charge mobility, and carrier density of single-layer correlated channels, which have only led to moderate resistance switching at room temperature. Here, we report a record high nonvolatile resistance switching ratio of 38,440% at 300 K in a prototype Mott transistor consisting of a ferroelectric PbZr 0.2 Ti 0.8 O 3 gate and an R NiO 3 ( R : rare earth)/La 0.67 Sr 0.33 MnO 3 composite channel. The ultrathin La 0.67 Sr 0.33 MnO 3 buffer layer not only tailors the carrier density profile in R NiO 3 through interfacial charge transfer, as corroborated by first-principles calculations, but also provides an extended screening layer that reduces the depolarization effect in the ferroelectric gate. Our study points to an effective material strategy for the functional design of complex oxide heterointerfaces that harnesses the competing roles of charge in field effect screening and ferroelectric depolarization effects.

75 CONDENSED MATTER PHYSICS, SUPERCONDUCTIVITY AND↗

Domain wall enabled steep slope switching in MoS2 transistors towards hysteresis-free operation

Abstract The device concept of ferroelectric-based negative capacitance (NC) transistors offers a promising route for achieving energy-efficient logic applications that can outperform the conventional semiconductor technology, while viable operation mechanisms remain a central topic of debate. In this work, we report steep slope switching in MoS 2 transistors back-gated by single-layer polycrystalline PbZr 0.35 Ti 0.65 O 3 . The devices exhibit current switching ratios up to 8 × 10 6 within an ultra-low gate voltage window of $$V_{{{\mathrm{g}}}} = \pm \! 0.5$$ V g = ± 0.5 V and subthreshold swing (SS) as low as 9.7 mV decade −1 at room temperature, transcending the 60 mV decade −1 Boltzmann limit without involving additional dielectric layers. Theoretical modeling reveals the dominant role of the metastable polar states within domain walls in enabling the NC mode, which is corroborated by the relation between SS and domain wall density. Our findings shed light on a hysteresis-free mechanism for NC operation, providing a simple yet effective material strategy for developing low-power 2D nanoelectronics.

36 MATERIALS SCIENCE↗

Defect-engineered monolayer MoS 2 with enhanced memristive and synaptic functionality for neuromorphic computing

Two-dimensional transition metal dichalcogenides (TMDs)-based memristors are promising candidates for realizing artificial synapses in next-generation computing. However, practical implementation faces several challenges, such as high non-linearity and asymmetry in synaptic weight updates, limited dynamic range, and cycle-to-cycle variability. Here, utilizing optimal-power argon plasma treatment, we significantly enhance the performance matrix of memristors fabricated from monolayer MoS 2 . Our approach not only improves linearity and symmetry in synaptic weight updates but also increases the number of available synaptic weight updates and enhances Spike-Time Dependent Plasticity. Notably, it broadens the switching ratio by two orders, minimizes cycle-to-cycle variability, reduces non-linear factors, and achieves an energy consumption of ~30 fJ per synaptic event. Implementation of these enhancements is demonstrated through Artificial Neural Network simulations, yielding a learning accuracy of ~97% on the MNIST hand-written digits dataset. Our findings underscore the significance of defect engineering as a powerful tool in advancing the synaptic functionality of memristors.

97 MATHEMATICS AND COMPUTING↗

Nanoscale Quantum Imaging of Field-Free Deterministic Switching of a Chiral Antiferromagnet

Recently, unconventional spin-orbit torques (SOTs) with tunable spin generation have opened new pathways for designing novel magnetization control for cutting-edge spintronics innovations. A leading research thrust is to develop field-free deterministic magnetization switching for implementing scalable and energy favorable magnetic recording and storage, which have been demonstrated in conventional ferromagnetic and antiferromagnetic material systems. Here, in this work, we extend this advanced magnetization control strategy to chiral antiferromagnet Mn 3 ⁢Sn using spin currents with out-of-plane canted polarization generated from low-symmetry van der Waals (vdW) material WTe 2 . Numerical calculations suggest that dampinglike SOT of spins injected perpendicular to the kagome plane of Mn 3⁢ Sn serves as a driving force to rotate the chiral magnetic order, while the fieldlike SOT of spin currents with polarization parallel to the kagome plane provides the bipolar deterministicity to the magnetic switching in the absence of an external magnetic field. We further introduce scanning quantum microscopy to visualize nanoscale evolutions of Mn 3 ⁢Sn magnetic domains during the field-free switching process, corroborating the exceptionally large magnetic switching ratio up to 90%. Our results highlight the opportunities provided by hybrid SOT material platforms consisting of noncollinear antiferromagnets and low-symmetry vdW spin source materials for developing next-generation spintronic logic devices.

2-dimesional systems↗

Tunable Interfacial to Filamentary Resistive Switching Mechanism in Room-Temperature-Grown Amorphous YBa 2 Cu 3 O x with Excess Cu Addition

Resistive switching technologies have the potential not only to create large efficiency gains in computer memory but also to revolutionize emerging fields such as neuromorphic computing. In this paper, we report on novel resistive switching behavior in devices made from room-temperature-grown Cu-rich amorphous YBa 2 Cu 3 O x (YBCO) films, a material otherwise well-known as a high-temperature superconductor. In Nb:STO substrate/amorphous YBCO film (≈200 nm)/metallic Cu (15 nm)/metallic Pt (15 nm) devices, we demonstrate that the resistive switching can be tuned between mechanisms involving extended areas of the YBCO/electrode interface and a single-point filamentary mechanism simply by changing the Cu content of the deposition target and hence in the films. Changing the Cu content can also be used to optimize the properties of the devices further, with devices with an added 15 mol % of Cu in YBCO initially providing an on/off ratio >100, switching endurance potential >6500 cycles, and state retention >2 × 10 4 s, all at low switching fields of 0.3 MV/cm. The amalgam of promising resistive switching properties, fast growth (150 nm/min) at room temperature, and tuneability of the switching mechanism indicates the strong potential of this proof-of-concept amorphous system for future memory applications.

Cu↗

Reliability Improvement and Effective Switching Layer Model of Thin-Film MoS 2 Memristors

2D memristors have demonstrated attractive resistive switching characteristics recently but also suffer from the reliability issue, which limits practical applications. Previous efforts on 2D memristors have primarily focused on exploring new material systems, while damage from the metallization step remains a practical concern for the reliability of 2D memristors. Here, the impact of metallization conditions and the thickness of MoS 2 films on the reliability and other device metrics of MoS 2 -based memristors is carefully studied. The statistical electrical measurements show that the reliability can be improved to 92% for yield and improved by ≈16× for average DC cycling endurance in the devices by reducing the top electrode (TE) deposition rate and increasing the thickness of MoS 2 films. Intriguing convergence of switching voltages and resistance ratio is revealed by the statistical analysis of experimental switching cycles. An “effective switching layer” model compatible with both monolayer and few-layer MoS 2 , is proposed to understand the reliability improvement related to the optimization of fabrication configuration and the convergence of switching metrics. In conclusion, the Monte Carlo simulations help illustrate the underlying physics of endurance failure associated with cluster formation and provide additional insight into endurance improvement with device fabrication optimization.

36 MATERIALS SCIENCE↗

Heteroepitaxial control of thickness, strain, and domain architecture in few-layer ferroelectric tin monochalcogenides

Thin-film epitaxy and epitaxial strain have been widely exploited to tune domain configurations, switching behavior, and ferroic properties in conventional three-dimensional ferroelectric thin films; however, its application to controlling the properties of two-dimensional (2D) ferroelectrics has remained largely unexplored. Here, using SnX (X = Se, S) as a model system, we demonstrate heteroepitaxial control of thickness, strain state, and domain architecture in few-layer ferroelectric SnX via growth on monolayer MoS2 van der Waals (vdW) templates. Compared with conventional growth, MoS2-templated heteroepitaxy promotes epitaxial alignment, yielding ultrathin SnSe films with improved crystalline quality, full areal coverage, and enlarged lateral dimensions. Strong interfacial epitaxial coupling induces pronounced in-plane strain and stabilizes a hierarchical ferroelastic domain architecture, in which long-range 90° stripe domains are further subdivided into nanoscale rotational variants, as revealed by scanning transmission electron microscopy and synchrotron X-ray microscopy. Piezoresponse force microscopy and second-harmonic polarimetry confirm robust in-plane polarization, while ferroelectricity in SnSe is established through polarization-electric field hysteresis and nonvolatile ferroelectric resistive switching with on/off ratios approaching 1000. A nonvolatile, switchable ferroelectric diode effect further evidences direct coupling between polarization and charge transport. Notably, ferroelectric switchability exhibits a strong thickness dependence and is preserved only below ∼10 layers. This vdW heteroepitaxial strategy is further extended to ferroelectric SnS. The seamless heteroepitaxial integration of 2D ferroelectrics with CMOS-compatible, wafer-scale MoS2 templates provides a general and scalable route for strain-enabled structural and ferroelectric engineering in emerging memory and low-power optoelectronic applications.

Wang, Yueyin↗

High-temperature quantum valley Hall effect with quantized resistance and a topological switch

Edge states of a topological insulator can be used to explore fundamental science emerging at the interface of low dimensionality and topology. Achieving a robust conductance quantization, however, has proven challenging for helical edge states. In this work, we show wide resistance plateaus in kink states—a manifestation of the quantum valley Hall effect in Bernal bilayer graphene—quantized to the predicted value at zero magnetic field. The plateau resistance has a very weak temperature dependence up to 50 kelvin and is flat within a dc bias window of tens of millivolts. We demonstrate the electrical operation of a topology-controlled switch with an on/off ratio of 200. These results demonstrate the robustness and tunability of the kink states and its promise in constructing electron quantum optics devices.

Science & Technology - Other Topics↗

Switching current reduction in magnetoresistive random access memories

We present an approach for minimizing the critical current for the magnetization switching in magnetic tunnel junctions by optimizing the spatial distribution of the current density. We show that such a minimization is possible because critical current is determined by the condition of making one of the magnetization eigenstates grow in time. The excitation of the eigenstates is enhanced when the spatial distributions of the eigenstates and current density overlap. Critical current can be viewed as a functional of the current density spatial distribution and it can be minimized by optimizing this distribution. Such an optimization results in a major reduction of the critical current and increase of the switching efficiency, viz. the ratio between the energy barrier and critical current. The minimized critical current increases approximately linearly with the magnetic tunnel junction size, which is much slower than critical current for the case of a uniform current density. The optimized efficiency can be approximately a constant with respect to the magnetic tunnel junction size, which is much higher than the efficiency for the uniform current density. Additional optimization can be achieved by spatially modulating the material parameters, e.g., the saturation magnetization. The presented approach and obtained scaling of the critical current and efficiency offers opportunities for the magnetic tunnel junction optimization.

36 MATERIALS SCIENCE↗

Variation Tolerant and Energy-Efficient Charge Domain Compute-in-Memory Array with Binary and Multi-Level Cell Ferroelectric FET

Here, in this work, we present a variation-tolerant and energy-efficient charge-domain Ferroelectric FET (FeFET) based Compute-in-Memory (CiM) array design that is compatible with both binary and multi-level cell memory sensing. We demonstrate that: 1) by exploiting FeFET as a nonvolatile switch, its high ON/OFF ratio in the subthreshold region can suppress the error introduced by the inaccurate ON state conductance, thus realizing robust CiM operations, unlike the current-domain CiM design where the computation results is highly sensitive to the device conductance variation; 2) by leveraging a dense dynamic random access memory (DRAM)-like 1FeFET1C cell structure, the proposed design benefits from the existing high density DRAM establishment while also significantly relaxing the capacitor retention and transistor leakage requirement; 3) the charge-domain CiM supports both binary FeFET with minimum overhead and MLC FeFET with tolerable latency for MLC state sensing, whose efficacy is validated experimentally on both cell-level and array-level; 4) the proposed CiM shows much better device variation resilience than conventional current-domain CiM, and also improves inference accuracy. Macro-level evaluation results demonstrate significantly higher energy efficiency and area efficiency compared to prior CiM works.

Duan, Jiahui [University of Notre Dame, IN (United↗

Integration of CeO 2 -Based Memristor with Vertically Aligned Nanocomposite Thin Film: Enabling Selective Conductive Filament Formation for High-Performance Electronic Synapses

The CeO 2 -based memristor has attracted significant attention due to its intrinsic resistive switching (RS) properties, large on/off ratio, and great plasticity, making it a promising candidate for artificial synapses. However, significant challenges such as high power consumption and poor device reliability hinder its broad application in neuromorphic microchips. To tackle these issues, in this work, we design a novel bilayer (BL) memristor by integrating a CeO 2 -based memristor with a Co-CeO 2 vertically aligned nanocomposite (VAN) layer and compare it with the single layer (SL) memristor. Preliminary electrical testing reveals that the BL memristor offers a reduced set/reset voltage (~67% lower), a higher on/off ratio (~5 × 10 2 ), enhanced device reliability, and improved device-to-device variation compared to the SL memristor. Insight from COMSOL simulation, coupled with microstructural analysis, provides a comprehensive elucidation on how the VAN layer facilitates the selective conductive filament (CF) formation. Subsequently, the plasticity of the BL memristor is evaluated through long-term potentiation/depression (LTP/LTD), paired-pulse facilitation (PPF), and spike-time-dependent plasticity (STDP). The spiking neural network (SNN) built upon the BL memristor achieves remarkable accuracy (~94%) after only 12 iterations, underscoring its potential for high-performance neural networks.

37 INORGANIC, ORGANIC, PHYSICAL, AND ANALYTICAL CH↗