NASA NTRS · 19820024661
The VLSI design of a Reed-Solomon encoder using Berlekamps bit-serial multiplier algorithm
Abstract
Realization of a bit-serial multiplication algorithm for the encoding of Reed-Solomon (RS) codes on a single VLSI chip using NMOS technology is demonstrated to be feasible. A dual basis (255, 223) over a Galois field is used. The conventional RS encoder for long codes ofter requires look-up tables to perform the multiplication of two field elements. Berlekamp's algorithm requires only shifting and exclusive-OR operations.
Keep this discovery
Explore connections, maps & timelines
Truong, T. K., Deutsch, L. J., Reed, I. S., Hsu, I. S., Wang, K., Yeh, C. S.. 1982-08-15. The VLSI design of a Reed-Solomon encoder using Berlekamps bit-serial multiplier algorithm. https://ntrs.nasa.gov/citations/19820024661
Cite the original work for its findings. Save a collection to share your selection of sources.