Search NASA⌕ Search

NASA NTRS · 20210002208

Single-event upset in the PowerPC750 microprocessor

Abstract

In this paper we report results of single-event tests of the PowerPC750 from Motorola and IBM, which are identical designs which are manufactured with advanced processes that uses a minimum feature size of 0.29 and 0.28 mu m, respectively.

Explore related subjects

Keep this discovery

Explore connections, maps & timelines

BibTeXRIS

Millward, D. G., Irom, F., Farmanesh, F., Guertin, S. M., Swift, G. M.. 2001-06-18. Single-event upset in the PowerPC750 microprocessor. https://ntrs.nasa.gov/citations/20210002208

Cite the original work for its findings. Save a collection to share your selection of sources.

KEEP EXPLORING

Related reports

In-flight observations of multiple-bit upset in DRAMs

In-flight data is examined showing a very high incidence of multiple-bit errors in a solid-state recorder that incorporates error detection and correction. The high MBU rate is shown to be a consequence of the physical selection of memory cell locations in the recorder architecture.

single↗