Search NASA⌕ Search

SEARCH · Search NASA

Results for “(Field-Effect”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 271 records · Page 15
All sourcesNASA NTRSDOE OSTI
NASA NTRS2008

Stable Electrical Operation of 6H-SiC JFETs and ICs for Thousands of Hours at 500 C

The fabrication and testing of the first semiconductor transistors and small-scale integrated circuits (ICs) to achieve up to 3000 h of stable electrical operation at 500 C in air ambient is reported. These devices are based on an epitaxial 6H-SiC junction field-effect transistor process that successfully integrated high temperature ohmic contacts, dielectric passivation, and ceramic packaging. Important device and circuit parameters exhibited less than 10% of change over the course of the 500 C operational testing. These results establish a new technology foundation for realizing durable 500 C ICs for combustion-engine sensing and control, deep-well drilling, and other harsh-environment applications.

Neudeck, Philip G.↗
NASA NTRS2015

Performance Evaluation of an Automotive-Grade, High Speed Gate Driver for SiC FETs, Type UCC27531, Over a Wide Temperature Range

Silicon carbide (SiC) devices are becoming widely used in electronic power circuits as replacement for conventional silicon parts due to their attractive properties that include low on-state resistance, high temperature tolerance, and high frequency operation. These attributes have a significant impact by reducing system weight, saving board space, and conserving power. In this work, the performance of an automotive-grade high speed gate driver with potential use in controlling SiC FETs (field-Effect Transistors) in converters or motor control applications was evaluated under extreme temperatures and thermal cycling. The investigations were carried out to assess performance and to determine suitability of this device for use in space exploration missions under extreme temperature conditions.

Transistor Gate Drive↗
NASA NTRS2015

Silicon Carbide (SiC) Power Processing Unit (PPU) for Hall Effect Thrusters

Arkansas Power Electronics International (APEI), Inc., is developing a high-efficiency, radiation-hardened 3.8-kW SiC power supply for the PPU of Hall effect thrusters. This project specifically targets the design of a PPU for the high-voltage Hall accelerator (HiVHAC) thruster, with target specifications of 80- to 160-V input, 200- to 700-V/5A output, efficiency greater than 96 percent, and peak power density in excess of 2.5 kW/kg. The PPU under development uses SiC junction field-effect transistor power switches, components that APEI, Inc., has irradiated under total ionizing dose conditions to greater than 3 MRad with little to no change in device performance.

Reese, Bradley↗
NASA NTRS2016

Silicon-Carbide Power MOSFET Performance in High Efficiency Boost Power Processing Unit for Extreme Environments

Silicon-Carbide device technology has generated much interest in recent years. With superior thermal performance, power ratings and potential switching frequencies over its Silicon counterpart, Silicon-Carbide offers a greater possibility for high powered switching applications in extreme environment. In particular, Silicon-Carbide Metal-Oxide- Semiconductor Field-Effect Transistors' (MOSFETs) maturing process technology has produced a plethora of commercially available power dense, low on-state resistance devices capable of switching at high frequencies. A novel hard-switched power processing unit (PPU) is implemented utilizing Silicon-Carbide power devices. Accelerated life data is captured and assessed in conjunction with a damage accumulation model of gate oxide and drain-source junction lifetime to evaluate potential system performance at high temperature environments.

Ikpe, Stanley A.↗
NASA NTRS2018

Cryogenic Parametric Characterization of Gallium Nitride Switches

This report presents the parametric characterization results of four GaN field-effect transistor (FET) devices from three manufacturers, one of which is a cascode device, and compares those results to a Si power metal-oxide-semiconductor fieldeffect transistor (MOSFET) and a SiC power MOSFET. The devices were first characterized at ambient temperature, then at cryogenic temperatures down to -196 C (LN2 temperature), and finally at ambient temperature again in the event that the device parameters were permanently affected by the cryogenic temperatures. In general, the results indicate that the GaN devices show significant improvement overall at cryogenic temperatures in the parameters characterized, such as onresistance and leakage currents, compared to the Si and SiC devices. The results show that the SiC device tested should not be used at cryogenic temperatures due to the significant increase in on-resistance. The results also show that the GaN and Si parameters characterized were either not affected by the cryogenic temperatures or changed by no more than +/-20 percent post LN2 submersion. The device that exhibited the most parametric change post LN2 submersion was the SiC power MOSFET in its leakage currents.

Gonzalez, Marcelo C.↗
NASA NTRS2019

Performance Evaluation of High-Speed, Low-Side Gate Driver, FAN3122, over Extended Temperature Range

Emerging power metal-oxide semiconductor field-effect transistor (MOSFETs) based on silicon carbide and gallium nitride technology are finding widespread use in many electronic applications such as motor control and DC/DC converters due to their higher voltage, higher temperature tolerance, and higher frequency switching capabilities. To utilize these power devices and to meet circuit/system compactness, modularity, and operational functionality, gate drivers that provide unique attributes, such as fast switching and high-current handling capability, are needed. In addition, power systems geared for use in space mission applications require on-board devices to withstand exposure to extreme temperatures and wide thermal swings. Very little data, however, exist on the performance of such devices and circuits under extreme temperatures. In this work, the performance of a high-speed gate driver with potential use in controlling power-level transistors was evaluated under extreme temperatures and thermal cycling. The investigations were carried out to assess performance for potential use of this device in space exploration missions under extreme temperature conditions.

Wide Bandgap Semiconductors↗
NASA NTRS1994

Cryogenic GaAS JFETS

Gallium arsenide junction field-effect transistors (GaAS JFETS) are promising for deep cryogenic (<10k) readout electonics applications.

structure↗
DOE OSTI2024

Power Module Precursors and Prognostics

This project focuses on finding and utilizing electrical properties (precursors) of power electronic devices and modules whose changes have strong correlations with different modes and levels of degradations in order to realize online and lightweight state of health evaluation and fault diagnosis. Results from this project will contribute to higher safety, reliability, and power density of power electronic components. The approaches mainly include reviewing academic literature and industry practices for state of the art precursor identification and extraction, accelerated life cycles (ALC) of various power modules to create different degradations in-house, and developing techniques for gate-driver-integratable precursor detection circuit. In FY24, the results includes two sets of definitively detected aging precursors (on-state resistance and gate threshold voltage) for two sets of power modules respectively, controlled accelerated lifetime cycling of multiple silicon carbide (SiC) metal-oxide-semiconductor field-effect transistor (MOSFET) modules, and the development and validation of a gate voltage detection system.

ADVANCED PROPULSION SYSTEMS↗
DOE OSTI2025

Thermal Optimization and Experimental Demonstration of a Silicon Carbide, Half-Bridge Power Module

This paper describes modeling and experimental work to design and demonstrate a silicon carbide (SiC), single-side-cooled power module. Two SiC metal-oxide-semiconductor field-effect transistors (MOSFET) were used for each switch position and packaged on a metalized ceramic substrate. Thermal modeling was first conducted to optimize the module packaging to minimize junction-to-fluid thermal resistance and device temperature variations. This procedure identified the optimal device placement and baseplate thickness to maximize thermal performance. A heat exchanger - incorporating impinging jets of water-ethylene glycol - was designed to cool the module's baseplate to minimize thermal resistance and pumping power. The heat exchanger used relatively low fluid velocities (<1.5 m/s) to minimize erosion-corrosion effects and relatively large fluid channel sizes (>=1 mm) to prevent clogging. The power module concept was fabricated, and experiments were conducted to measure its thermal performance. Direct current was used to power the module devices, and junction temperatures were measured via device temperature-sensitive parameters. The experimental results were found to be in good agreement with model predictions (within 2%) and yielded junction-to-fluid thermal resistance values as low as about 15 mm2 K/W at relatively low pumping power values. The results demonstrate the improved performance associated with jet impingement cooling and represent an improvement over existing channel-flow-type cold plates, which can enable improvements to power density and reliability.

36 MATERIALS SCIENCE↗
DOE OSTI2024

Tunable Solid‐State Properties and Anisotropic Charge Mobility in Hydrogen‐Bonded Diketopyrrolopyrrole Polymers via Automated Device Fabrication and Characterization

The optoelectronic properties of semiconducting polymers and device performance rely on a delicate interplay of design and processing conditions. However, screening and optimizing the relationships between these parameters for reliably fabricating organic electronics can be an arduous task requiring significant time and resources. To overcome this challenge, Polybot is developed—a robotic platform within a self‐driving lab that can efficiently produce organic field‐effect transistors (OFETs) from various semiconducting polymers via high‐throughput blade coating deposition. Polybot not only handles the fabrication process but also can conduct characterization tests on the devices and autonomously analyze the data gathered, thus facilitating the rapid acquisition of data on a large scale. This work leverages the capabilities of this platform to investigate the fabrication of OFETs using hydrogen bonding‐containing semiconducting polymers. Through high‐throughput fabrication and characterization, various data trends are analyzed, and large extents of anisotropic charge mobility are observed in devices. The materials are thoroughly characterized to understand the role of processing conditions in solid state and electronic properties of these organic semiconductors. The findings demonstrate the effectiveness of automated fabrication and characterization platforms in uncovering novel structure–property relationships, facilitating refinement of rational chemical design, and processing conditions, ultimately leading to new semiconducting materials.

automated fabrication and characterization↗
DOE OSTI2024

Size Effect of Negative Capacitance State and Subthreshold Swing in Van der Waals Ferrielectric Field–Effect Transistors

Analytical calculations corroborated by the finite element modeling show that thin films of Van der Waals ferrielectrics covered by a 2D-semiconductor are promising candidates for the controllable reduction of the dielectric layer capacitance due to the negative capacitance (NC) effect emerging in the thin films. The NC state is conditioned by energy-degenerated poly-domain states of the ferrielectric polarization induced in the films under incomplete screening conditions in the presence of a dielectric layer. Calculations performed for the FET-type heterostructure “ferrielectric CuInP 2 S 6 film—2D-MoS 2 single-layer—SiO 2 dielectric layer” reveal the pronounced size effect of the multilayer capacitance. Derived analytical expressions for the electric polarization and multilayer capacitance allow to predict the thickness range of the dielectric layer and ferrielectric film for which the NC effect is the most pronounced in various Van der Waals ferrielectrics, and the corresponding subthreshold swing becomes much less than the Boltzmann's limit. Obtained results can be useful for the size and temperature control of the NC effect in the steep-slope ferrielectric FETs.

36 MATERIALS SCIENCE↗
DOE OSTI2024

The Critical Influence of Spin–Dry Technique on the Surface Passivation Quality of Crystalline Silicon Solar Cell Structures

This study examines the effects of spin-dry (SD) and N 2 blow-dry (ND) techniques on the quality and surface passivation performance of silicon oxide grown in ozone-dissolved deionized water. The SD method achieves greater oxide thickness uniformity, averaging 1.39 nm ± 4.17% across 49 points, compared to 1.68 nm ± 21.67% for the ND wafers. However, persistently poor passivation of ozonated oxide-grown wafers following the SD process is exhibited, with carrier lifetime, τ eff < 0.3 ms and saturation current density, J 0 (per side) ranging from 26 to 45 fA cm 2 . These findings are analyzed in the context of the fundamental phenomena involved in the drying processes of both techniques. Following this, an optimized spin-drying process is developed, resulting in improved τ eff and J 0 values of 1.4 ms and 5.6 fA cm –2 , respectively. Scanning electron microscopy further confirms that the oxide films dried with the enhanced SD technique are free of pinholes.

14 SOLAR ENERGY↗
DOE OSTI2025

Polarization-Controlled Structural Modulation in the Single Atomic Layer at the PbZr 0.2 Ti 0.8 O 3 /LaNiO 3 Interface

Conductivity modulation via ferroelectric polarization coupling with LaNiO 3 (LNO) is demonstrated at an epitaxial ferroelectric–LNO interface. Conductivity measurements, varying the thickness of the LNO channel, show that this phenomenon is confined to a few atomic layers at the interface. Combining in situ biasing and off-axis holography, we mapped out electrostatic potentials at the PbZr 0.2 Ti 0.8 O 3 (PZT)/LNO/SrTiO 3 (STO) heterostructure upon polarization switching. Using aberration-corrected STEM, the interfacial atomic structures were investigated for the two different PZT polarization states. Polarization in PZT induces a significant change in the in-plane O–Ni–O bond angles, with a 37° modulation in the topmost 1 or 2 LNO unit cells, driven by strain in the oxygen sublattice for the two opposite polarization directions in PZT. Both oxygen and cation sublattices exhibit strain responses exceeding 10% upon switching. This atomic-layer structural modulation highlights a mechanism for functional oxide heterostructure development, offering pathways for advancements in nonvolatile memory, sensors, and energy-efficient transistors.

75 CONDENSED MATTER PHYSICS, SUPERCONDUCTIVITY AND↗
DOE OSTI2025

Theoretical perspective on phase stability and polarization switching in ferroelectric hafnia

Fluorite-based ferroelectric materials are revolutionizing the application space of polar semiconductors. These materials leverage robust polarization of extremely thin films, compatibility with the silicon chip processing, and decades of manufacturing experience to enable a new generation of ferroelectric memory devices. As a new paradigm for ferroelectrics, understanding of phase transitions and the switching mechanism in fluorites is essential both for advancing applications and for fundamental science. In this article, we outline the recent progress that has been made to understand the relative phase stability, phase transition and order parameter coupling, ferroelectric switching through unique nucleation and growth processes, and how defects affect these phases and processes. The main challenges, opportunities, and next steps for leveraging these materials for next-generation devices are reviewed.

Condensed Matter Physics↗
NASA NTRS2005

Beyond G-band : a 235 GHz InP MMIC amplifier

We present results on an InP monolithic millimeter- wave integrated circuit (MMIC) amplifier having 10-dB gain at 235 GHz. We designed this circuit and fabricated the chip in Northrop Grumman Space Technology's (NGST) 0.07- m InP high electron mobility transistor (HEMT) process. Using a WR3 (220-325 GHz) waveguide vector network analyzer system interfaced to waveguide wafer probes, we measured this chip on-wafer for -parameters. To our knowledge, this is the first time a WR3 waveguide on-wafer measurement system has been used to measure gain in a MMIC amplifier above 230 GHz.

high electron mobility transistors (HEMTs)↗
NASA NTRS2008

Current Leakage Evolution in Partially Gate Raptured Power MOSFETs

It has been observed that power MOSFETs can experience an SEGR and continue to function with altered parameters. We propose that there are three different types of SEGR modes; the micro-break, the thermal runaway, and the avalanche breakdown. Data that demonstrates these stages of device failure are presented as well as a proposed model for the micro-break. Brief discussions of the other modes, based on analysis combined with our interpretations of the older literature, are also given.

metal oxide semiconductor field-effect transistors↗
NASA NTRS2010

Miniature MMIC Low Mass/Power Radiometer Modules for the 180 GHz GeoSTAR Array

We have developed and demonstrated miniature 180 GHz Monolithic Microwave Integrated Circuit (MMIC) radiometer modules that have low noise temperature, low mass and low power consumption. These modules will enable the Geostationary Synthetic Thinned Aperture Radiometer (GeoSTAR) of the Precipitation and All-weather Temperature and Humidity (PATH) Mission for atmospheric temperature and humidity profiling. The GeoSTAR instrument has an array of hundreds of receivers. Technology that was developed included Indium Phosphide (InP) MMIC Low Noise Amplifiers (LNAs) and second harmonic MMIC mixers and I-Q mixers, surface mount Multi-Chip Module (MCM) packages at 180 GHz, and interferometric array at 180 GHz. A complete MMIC chip set for the 180 GHz receiver modules (LNAs and I-Q Second harmonic mixer) was developed. The MMIC LNAs had more than 50% lower noise temperature (NT=300K) than previous state-of-art and MMIC I-Q mixers demonstrated low LO power (3 dBm). Two lots of MMIC wafers were processed with very high DC transconductance of up to 2800 mS/mm for the 35 nm gate length devices. Based on these MMICs a 180 GHz Multichip Module was developed that had a factor of 100 lower mass/volume (16x18x4.5 mm3, 3g) than previous generation 180 GHz receivers.

Monolithic Microwave Integrated Circuit (MMIC)↗