Search NASA⌕ Search

SEARCH · Search NASA

Results for “integrated circuit testing”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 163 records · Page 9

Long life assurance study for manned spacecraft long life hardware. Volume 2: Long life assurance studies of EEE parts and packaging

Guidelines for the design, development, and fabrication of electronic components and circuits for use in spacecraft construction are presented. The subjects discussed involve quality control procedures and test methodology for the following subjects: (1) monolithic integrated circuits, (2) hybrid integrated circuits, (3) transistors, (4) diodes, (5) tantalum capacitors, (6) electromechanical relays, (7) switches and circuit breakers, and (8) electronic packaging.

Source record↗

26th Space Simulation Conference Proceedings. Environmental Testing: The Path Forward

Topics covered include: A Multifunctional Space Environment Simulation Facility for Accelerated Spacecraft Materials Testing; Exposure of Spacecraft Surface Coatings in a Simulated GEO Radiation Environment; Gravity-Offloading System for Large-Displacement Ground Testing of Spacecraft Mechanisms; Microscopic Shutters Controlled by cRIO in Sounding Rocket; Application of a Physics-Based Stabilization Criterion to Flight System Thermal Testing; Upgrade of a Thermal Vacuum Chamber for 20 Kelvin Operations; A New Approach to Improve the Uniformity of Solar Simulator; A Perfect Space Simulation Storm; A Planetary Environmental Simulator/Test Facility; Collimation Mirror Segment Refurbishment inside ESA s Large Space; Space Simulation of the CBERS 3 and 4 Satellite Thermal Model in the New Brazilian 6x8m Thermal Vacuum Chamber; The Certification of Environmental Chambers for Testing Flight Hardware; Space Systems Environmental Test Facility Database (SSETFD), Website Development Status; Wallops Flight Facility: Current and Future Test Capabilities for Suborbital and Orbital Projects; Force Limited Vibration Testing of JWST NIRSpec Instrument Using Strain Gages; Investigation of Acoustic Field Uniformity in Direct Field Acoustic Testing; Recent Developments in Direct Field Acoustic Testing; Assembly, Integration and Test Centre in Malaysia: Integration between Building Construction Works and Equipment Installation; Complex Ground Support Equipment for Satellite Thermal Vacuum Test; Effect of Charging Electron Exposure on 1064nm Transmission through Bare Sapphire Optics and SiO2 over HfO2 AR-Coated Sapphire Optics; Environmental Testing Activities and Capabilities for Turkish Space Industry; Integrated Circuit Reliability Simulation in Space Environments; Micrometeoroid Impacts and Optical Scatter in Space Environment; Overcoming Unintended Consequences of Ambient Pressure Thermal Cycling Environmental Tests; Performance and Functionality Improvements to Next Generation Thermal Vacuum Control System; Robotic Lunar Lander Development Project: Three-Dimensional Dynamic Stability Testing and Analysis; Thermal Physical Properties of Thermal Coatings for Spacecraft in Wide Range of Environmental Conditions: Experimental and Theoretical Study; Molecular Contamination Generated in Thermal Vacuum Chambers; Preventing Cross Contamination of Hardware in Thermal Vacuum Chambers; Towards Validation of Particulate Transport Code; Updated Trends in Materials' Outgassing Technology; Electrical Power and Data Acquisition Setup for the CBER 3 and 4 Satellite TBT; Method of Obtaining High Resolution Intrinsic Wire Boom Damping Parameters for Multi-Body Dynamics Simulations; and Thermal Vacuum Testing with Scalable Software Developed In-House.

Packard, Edward A.↗

Precise-Test-Pulse Generator

Precise test pulse with stable duration and amplitude needed for calibration of test equipment. Precise-test-pulse generator provides such waveform and has additional desirable features. Circuit produces single test pulses of stable duration and amplitude. Made of commercially available integrated circuits and discrete components.

Eichenberg, Dennis↗

Weather satellite picture receiving stations, APT digital scan converter

The automatic picture transmission digital scan converter is used at ground stations to convert signals received from scanning radiometers to data compatible with ground equipment designed to receive signals from vidicons aboard operational meteorological satellites. Information necessary to understand the circuit theory, functional operation, general construction and calibration of the converter is provided. Brief and detailed descriptions of each of the individual circuits are included, accompanied by a schematic diagram contained at the end of each circuit description. Listings of integral parts and testing equipment required as well as an overall wiring diagram are included. This unit will enable the user to readily accept and process weather photographs from the operational meteorological satellites.

Vermillion, C. H.↗

Determination Of LETs Of SRAMs By Use Of A Laser

Report describes experimental study of use of microelectronic advanced laser scanner (MEALS) to cause single-event upsets (SEUs) in integrated logic circuits. Basic concepts of SEU testing by use of MEALS described in "Laser Scanner Tests for Single-Event Upsets" (NPO-18216), "Single-Event-Upset Laser Scanner With Optical Bias" (NPO-18217), and "More About Laser Scanner Tests for Single-Event Upsets" (NPO-18494). Study part of continuing effort to study SEU effects of ionizing radiation on such circuits and to use MEALS as relatively inexpensive SEU-prescreening laboratory apparatus serving as alternative to heavy-ion acclerator.

Kim, Quiesup↗

Performance of a Ka-band transponder breadboard for deep-space applications

This article summarizes the design concepts applied in the development of and advanced Ka-band (34.4 GHz/32 GHz) transponder breadboard for the next generation of space communications systems applications. The selected architecture upgrades the X-band (7.2 GHz/8.4 GHz) deep-space transponder (DST) to provide Da-band up/Ka- and X-band down capability. The Ka-band transponder breadboard incorporates several state-of-the-art components, including sampling mixers, a Ka-band dielectric resonator oscillator, and microwave monolithic integrated circuits (MMICs). The MMICs that were tested in the breadboard include upconverters, downconverters, automatic gain control circuits, mixers, phase modulators, and amplifiers. The measured receiver dynamic range, tracking range, acquisition rate, static phase error, and phase jitter characteristics of the Ka-band breadboard interfaced to the advanced engineering model X-band DST are in good agreement with the expected performance. The results show a receiver tracking threshold of -149 dBm with a dynamic range of 80 dB and a downlink phase jitter of 7 deg rms. The analytical results of phase noise and Allan standard deviation are in good agreement with the experimental results.

Mysoor, N. R.↗

180-GHz I-Q Second Harmonic Resistive Mixer MMIC

An indium phosphide MMIC (monolithic microwave integrated circuit) mixer was developed, processed, and tested in the NGC 35-nm-gate-length HEMT (high electron mobility transistor) process. This innovation is very compact in size and operates with very low LO power. Because it is a resistive mixer, this innovation does not require DC power. This is an enabling technology for the miniature receiver modules for the GeoSTAR instrument, which is the only viable option for the NRC decadal study mission PATH.

Kangaslahti, Pekka P.↗

Radiation design criteria handbook

Radiation design criteria for electronic parts applications in space environments are provided. The data were compiled from the Mariner/Jupiter Saturn 1977 electronic parts radiation test program. Radiation sensitive device types were exposed to radiation environments compatible with the MJS'77 requirements under suitable bias conditions. A total of 189 integrated circuits, transistors, and other semiconductor device types were tested.

Stanley, A. G.↗

Modernization and Activation of the NASA Ames 11- by 11-Foot Transonic Wind Tunnel

The Unitary Plan Wind Tunnel (UPWT) was modernized to improve performance, capability, productivity, and reliability. Automation systems were installed in all three UPWT tunnel legs and the Auxiliaries facility. Major improvements were made to the four control rooms, model support systems, main drive motors, and main drive speed control. Pressure vessel repairs and refurbishment to the electrical distribution system were also completed. Significant changes were made to improve test section flow quality in the 11-by 11-Foot Transonic leg. After the completion of the construction phase of the project, acceptance and checkout testing was performed to demonstrate the capabilities of the modernized facility. A pneumatic test of the tunnel circuit was performed to verify the structural integrity of the pressure vessel before wind-on operations. Test section turbulence, flow angularity, and acoustic parameters were measured throughout the tunnel envelope to determine the effects of the tunnel flow quality improvements. The new control system processes were thoroughly checked during wind-off and wind-on operations. Manual subsystem modes and automated supervisory modes of tunnel operation were validated. The aerodynamic and structural performance of both the new composite compressor rotor blades and the old aluminum rotor blades was measured. The entire subsonic and supersonic envelope of the 11-by 11-Foot Transonic leg was defined up to the maximum total pressure.

Kmak, Frank J.↗

RESOLVE Project

The RESOLVE project is a lunar prospecting mission whose primary goal is to characterize water and other volatiles in lunar regolith. The Lunar Advanced Volatiles Analysis (LAVA) subsystem is comprised of a fluid subsystem that transports flow to the gas chromatograph - mass spectrometer (GC-MS) instruments that characterize volatiles and the Water Droplet Demonstration (WDD) that will capture and display water condensation in the gas stream. The LAVA Engineering Test Unit (ETU) is undergoing risk reduction testing this summer and fall within a vacuum chamber to understand and characterize component and integrated system performance. Testing of line heaters, printed circuit heaters, pressure transducers, temperature sensors, regulators, and valves in atmospheric and vacuum environments was done. Test procedures were developed to guide experimental tests and test reports to analyze and draw conclusions from the data. In addition, knowledge and experience was gained with preparing a vacuum chamber with fluid and electrical connections. Further testing will include integrated testing of the fluid subsystem with the gas supply system, near-infrared spectrometer, WDD, Sample Delivery System, and GC-MS in the vacuum chamber. This testing will provide hands-on exposure to a flight forward spaceflight subsystem, the processes associated with testing equipment in a vacuum chamber, and experience working in a laboratory setting. Examples of specific analysis conducted include: pneumatic analysis to calculate the WDD's efficiency at extracting water vapor from the gas stream to form condensation; thermal analysis of the conduction and radiation along a line connecting two thermal masses; and proportional-integral-derivative (PID) heater control analysis. Since LAVA is a scientific subsystem, the near-infrared spectrometer and GC-MS instruments will be tested during the ETU testing phase.

Parker, Ray↗

RESOLVE (Regolith & Environmental Science Oxygen & Lunar Volatile Extraction) Project

The RESOLVE Project is a lunar prospecting mission whose primary goal is to characterize water and other volatiles in lunar regolith. The Lunar Advanced Volatiles Analysis (LAVA) subsystem is comprised of a fluid subsystem that transports flow to the gas chromatograph - mass spectrometer (GC-MS) instruments that characterize volatiles and the Water Droplet Demonstration (WDD) that will capture and display water condensation in the gas stream. The LAVA Engineering Test Unit (ETU) is undergoing risk reduction testing this summer and fall within a vacuum chamber to understand and characterize component and integrated system performance. Testing of line heaters, printed circuit heaters, pressure transducers, temperature sensors, regulators, and valves in atmospheric and vacuum environments was done. Test procedures were developed to guide experimental tests and test reports to analyze and draw conclusions from the data. In addition, knowledge and experience was gained with preparing a vacuum chamber with fluid and electrical connections. Further testing will include integrated testing of the fluid subsystem with the gas supply system, near-infrared spectrometer for the Surge Tank (NIRST), WDD, Sample Delivery System, and GC-MS in the vacuum chamber. Since LAVA is a scientific subsystem, the near infrared spectrometer and GC-MS instruments will be tested during the ETU testing phase.

LAVA↗

Solid State Circuits for Cryogenic Operation

Tests confirm operation of five commercial semiconductor devices at cryogenic temperatures. The five devices - one tunnel diode, one field-effect transistor, and three CMOS integrated circuits - all perform well in circuits immersed in liquid-helium bath. For some tests, bath temperature was reduced to 1,25K by pumping.

Petrac, D.↗

Electrical and Dielectric Characterizations of HTCC Electronic Packages for High Temperature Harsh Environment Applications

A prototype high temperature co-fired ceramic (HTCC) alumina packaging system composed of a 32-I/Os package and a compatible circuit board was previously developed and demonstrated for long term operation in 500 °C environments. The electrical / dielectric parasitic parameters of that chip level package were characterized and reported. This co-fired packaging system with platinum (Pt) conductor has successfully facilitated tests of silicon carbide (SiC) analog and digital integrated circuits (ICs) developed at NASA GRC at 500°C for up to 10,000 hours in ambient oven environment and 60 earth days in Venus surface environment with simulated temperature, pressure, and chemical constituents. Based on these previous results, this paper introduces new designs of Pt-HTCC packages with 16, 24, and 44 I/Os for packaging a new generation SiC ICs with 8, 24, 56, 62, and 72 I/Os to be tested in high temperature harsh environments. The package with 44 I/Os is specifically designed for the new SiC ICs with 56, 62, and 72-I/Os and electrical connection needs, the power pads of this package are consolidated, and an array of I/O pads distributed on separated vertical levels (inside the package) is used to control the overall package dimensions and mitigate the parasitic effects at high temperatures. This paper will present the detailed design of these chip-level packages and results of electrical and dielectric characterization of these newly fabricated chip-level Pt-HTCC packages.

High temperature↗

Electrical and Dielectric Characterizations of HTCC Electronic Packages for High Temperature Harsh Environment Applications

A prototype high temperature co-fired ceramic (HTCC) alumina packaging system composed of a 32-I/Os package and a compatible circuit board was previously developed and demonstrated for long term operation in 500 °C environments. The electrical / dielectric parasitic parameters of that chip level package were characterized and reported. This co-fired packaging system with platinum (Pt) conductor has successfully facilitated tests of silicon carbide (SiC) analog and digital integrated circuits (ICs) developed at NASA GRC at 500°C for up to 10,000 hours in ambient oven environment and 60 earth days in Venus surface environment with simulated temperature, pressure, and chemical constituents. Based on these previous results, this paper introduces new designs of Pt-HTCC packages with 16, 24, and 44 I/Os for packaging a new generation SiC ICs with 8, 24, 56, 62, and 72 I/Os to be tested in high temperature harsh environments. The package with 44 I/Os is specifically designed for the new SiC ICs with 56, 62, and 72-I/Os and electrical connection needs, the power pads of this package are consolidated, and an array of I/O pads distributed on separated vertical levels (inside the package) is used to control the overall package dimensions and mitigate the parasitic effects at high temperatures. This paper will present the detailed design of these chip-level packages and results of electrical and dielectric characterization of these newly fabricated chip-level Pt-HTCC packages.

High temperature↗

Hardening of MJS77 spacecraft against the Jupiter radiation belts

Results of the device characterization program to identify components of the Mariner Jupiter/Saturn spacecraft in need of radiation hardening to meet a total dose requirement of 5 trillion e/sq cm are presented. The parts to be tested, including bipolar transistors, JFETs, SCRs, CMOS devices, linear integrated circuits, Zener diodes and other radiation-sensitive parts, were identified by a worst case circuit analysis of the 20 major subsystems. The test samples were exposed to several levels of irradiation from a Dynamitron electron accelerator capable of producing a steady stream of electrons at energies up to 2.5 eV. The electrical parameters of the devices were measured immediately following irradiation to prevent annealing. CMOS devices and linear devices showed the most severe degradation in a moderate radiation environment, and significant degradation was produced at low current in bipolar transistors. Three methods used for screening a number of devices determined by circuit and shielding analyses to be unacceptable radiation-sensitive are described: diffusion and metallization lot screening; wafer lot screening; and irradiation-anneal screening.

W E Price↗

Complex Parts, Complex Data: Why You Need to Understand What Radiation Single Event Testing Data Does and Doesn't Show and the Implications Thereof

Electronic parts (integrated circuits) have grown in complexity such that determining all failure modes and risks from single particle event testing is impossible. In this presentation, the authors will present why this is so and provide some realism on what this means. Its all about understanding actual risks and not making assumptions.

NASA Electronic Parts and Packaging (NEPP) Program↗