SEARCH · Search NASA
Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.
Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.
This paper presents the results of reliability life testing performed on commercial electronic devices that experienced non-destructive single-event latch-up (SEL) during heavy-ion testing.
When an energetic particle (kinetic energy 0.5 MeV) originating from a radioactive decay or a cosmic ray transverse the active regions of semiconductor devices used in integrated circuit (IC) chips, it leaves along its track a high density electron hole plasma. The subsequent decay of this plasma by drift and diffusion leads to charge collection at the electrodes large enough in most cases to engender a false reading, hence the name single-event upset (SEU). The problem of SEU's is particularly severe within the harsh environment of Jupiter's radiation belts and constitutes therefore a matter of concern for the Galileo mission. The physics of an SEU event is analyzed in some detail. Owing to the predominance of nonlinear space charge effects and the fact that positive (holes) and negative (electrons) charges must be treated on an equal footing, analytical models for the ionized-charge collection and their corresponding currents as a function of time prove to be inadequate even in the simplest case of uniformly doped, abrupt p-n junctions in a one-dimensional geometry. The necessity for full-fledged computer simulation of the pertinent equations governing the electron-hole plasma therefore becomes imperative.
The results of work done on the quantitative characterization of single-event upset (SEU) in bipolar random-access memories (RAMs) have been obtained through computer simulation of SEU in RAM cells that contain circuit models for bipolar transistors. The models include current generators that emulate the charge collected from ion tracks. The computer simulation results are compared with test data obtained from a RAM in a bipolar microprocessor chip. This methodology is applicable to other bipolar integrated circuit constructions in addition to RAM cells.
Single-Event Upset (SEU) in bipolar integrated circuits (ICs) is caused by charge collection from ion tracks in various regions of a bipolar transistor. This paper presents experimental data which have been obtained wherein the range-energy characteristics of heavy ions (Br) have been utilized to determine the cross section for soft-error generation as a function of charge collected from single-particle tracks which penetrate a bipolar static RAM. The results of this work provide a basis for the experimental verification of circuit-simulation SEU modeling in bipolar ICs.
Simulation technique saves testing. Uses interactive version of SPICE (Simulation Program with Integrated Circuit Emphasis). Device and subcircuit models available in software used to construct macromodel for an integrated bipolar transistor. Time-dependent current generators placed inside transistor macromodel to simulate charge collection from ion track. Significant finding of experiments is standard design practice of reducing power in unaddressed bipolar RAM cell increases sensitivity of cell to single-event upsets.
Single-Event Upset (SEU) response of a bipolar low-power Schottky-diode-clamped TTL static RAM has been observed using Br ions in the 100-240 MeV energy range and O ions in the 20-100 MeV range. These data complete the experimental verification of circuit-simulation SEU modeling for this device. The threshold for onset of SEU has been observed by the variation of energy, ion species and angle of incidence. The results obtained from the computer circuit-simulation modeling and experimental model verification demonstrate a viable methodology for modeling SEU in bipolar integrated circuits.
The reported investigation shows that low-power TTL, standard TTL, low-power Schottky, and Schottky devices are all subject to upset by heavy ions. Low-power Schottky was the most sensitive of the device technologies tested. No evidence was found to correlate sensitivity to cosmic rays with any particular device manufacturer. The probability of upset of the logic devices is comparable to that of RAM's on a per-flip-flop basis, based on RAM data obtained by Kolasinski et al. (1979). The testing was performed by subjecting the devices to 120 MeV krypton ions from a cyclotron.
A summary of observations of the flux of 25 to 400 MeV/nucleon heavy ions from solar flares is presented covering the period from late 1973 to early 1984. Distributions of flare occurrence frequency versus fluence, energy spectra, and composition are presented for the 30 events observed during this period, to quantify the variability of the heavy ion environment. A comparison of these data to a model environment suggests some refinements to the model. LET spectra based on the worst case flare observed are presented to illustrate the significance of the flare ion distribution and the importance of accurate shielding estimates.
Heavy secondary ions do not significantly alter device responses. Conclusion that external reaction products cause no significant alteration of single-event-upset response based on comparison of data obtained from both lidded and unlidded devices and for proton beams impinging at angles ranging from 0 degrees to 180 degrees with respect to chip face. Study also found single-event-upset cross section increases only modestly as proton energy increased to 590 MeV, characteristic of maximum energies expected in belts of trapped protons surrounding Earth and Jupiter.
Mathematical models represent single-event upset in bipolar memory chips. Physics of single-event upset in integrated circuits discussed in theoretical paper. Pair of companion reports present mathematical models to predict critical charges for producing single-event upset in bipolar randomaccess memory (RAM) chips.
A review of the state-of-the-art for the quantification of community exposure to aircraft noise is presented. Physical aspects, people response considerations, and practicalities of useful application of scales of measure are included. Historical background up through the current technology is briefly presented. The developments of both single-event and multiple-event scales are covered. Selective choice is made of scales currently in the forefront of interest and recommended methodology is presented for use in computer programing to translate aircraft noise data into predictions of community noise exposure. Brief consideration is given to future programing developments and to supportive research needs.
A method for generating noise contours more rapidly and more simply than previously used programs is discussed. The method gives the area, the noise contour, and its extremities for an arbitrarily complex flight path for both takeoffs and landings with relative ease. The analysis reveals the fundamental nature of the contours and how the various factors that influence its size and shape enter into the analysis. It is noted that the effects of ground attenuation and shielding are omitted as they are important only on the initial portion of flight and are highly dependent upon aircraft configuration. However, the analysis shows that these effects could be included. It is emphasized the the single-event contour is an obvious choice for purposes of minimizing noise impact.
Low-power devices susceptible to cosmic-ray particles. Five MSI device technologies, including TTL, low power TTL, Schottky, CMOS, and low-power Schottky, subjected to 120-MeV krypton-ion beam from cyclotron and monitored for single-event upset. Results find terrestrial application for radiation hardening of electronic devices and systems.
Data taken from tests involving heavy ions in the Berkeley 88 in. cyclotron being directed at low power Schottky barrier devices are reported. The tests also included trials in the Harvard cyclotron with 130 MeV protons, and at the U.C. Davis cyclotron using 56 MeV protons. The experiments were performed to study the single event upsets in MSI logic devices containing flip-flops. Results are presented of single-event upsets (SEU) causing functional degradation observed in post-exposure tests of six different devices. The effectiveness of the particles in producing SEUs in logic device functioning was found to be directly proportional to the proton energy. Shielding was determined to offer negligible protection from the particle bombardment. The results are considered significant for the design and fabrication of LS devices for space applications.
Topics discussed include radiation effects in devices; the basic mechanisms of radiation effects in structures and materials; radiation effects in integrated circuits; spacecraft charging and space radiation effects; hardness assurance for devices and systems; and radiation transport, energy deposition and charge collection. Papers are presented on the mechanisms of small instabilities in irradiated MOS transistors, on the radiation effects on oxynitride gate dielectrics, on the discharge characteristics of a simulated solar cell array, and on latchup in CMOS devices from heavy ions. Attention is also given to proton upsets in orbit, to the modeling of single-event upset in bipolar integrated circuits, to high-resolution studies of the electrical breakdown of soil, and to a finite-difference solution of Maxwell's equations in generalized nonorthogonal coordinates.
Radiation effects on electronic systems and devices (particularly spacecraft systems) are examined with attention given to such topics as radiation transport, energy deposition, and charge collection; single-event phenomena; basic mechanisms of radiation effects in structures and materials; and EMP phenomena. Also considered are radiation effects in integrated circuits, spacecraft charging and space radiation effects, hardness assurance for devices and systems, and SGEMP/IEMP phenomena.
Both bipolar and MOS integrated circuits have been empirically demonstrated to be susceptible to single-particle soft-error generation, commonly referred to as single-event upset (SEU), which is manifested in a bit-flip in a latch-circuit construction. Here, the intrinsic characteristics of SEU in bipolar (static) RAM's are demonstrated through results obtained from the modeling of this effect using computer circuit-simulation techniques. It is shown that as the dimensions of the devices decrease, the critical charge required to cause SEU decreases in proportion to the device cross-section. The overall results of the simulations are applicable to most integrated circuit designs.
Package of computer programs developed to predict cosmic-ray environment for spacecraft in orbit near Earth. Single cosmic-ray particle deposits enough electrical charge on sensitive area of individual circuit to change bit state. Single-event upsets may not cause permanent damage but upset functioning devices. Used to predict upset rate for space mission. Also calculates time-average cosmic-ray environment for multiple circular orbits, fragments of trajectories, and isolated points. Package written in HPL for interactive execution and implemented on HP 9825B desktop computer.