Search NASASearch

Engineering topics

Ghaffarian, R.

Publications and source records attributed to Ghaffarian, R..

At least 55 records · Page 3

Chip Scale Package Implementation Challenges

The JPL-led MicrotypBGA Consortium of enterprises representing government agencies and private companies have joined together to pool in-kind resources for developing the quality and reliability of chip scale packages (CSPs) for a variety of projects.

chipscale

Chip Scale Package Integrity Assessment by Isothermal Aging

Many aspects of chip scale package (CSP) technology, with focus on assembly reliability characteristics, are being investigated by the JPL-led consortia. Three types of test vehicles were considered for evaluation and currently two configurations have been built to optimize attachment processes.

chipscale

3D Chip Scale Package (CSP)

Package/die stacking technology enhances most aspects of electronic systems such as size, weight, speed, yield, and power consumption.

Chip Scale Packaging (CSP) 3D CSP Stack TSOP D2CSP

Key Factors on CSP Assembly Reliability

Although the weakest link of CSP assembly reliability has been often internal package failure, solder joint fatigue is still considered to be the key factor for reliability.

CSP assembly reliability solder joints